datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

ADV7180WBSTZ View Datasheet(PDF) - Analog Devices

Part Name
Description
View to exact match
ADV7180WBSTZ Datasheet PDF : 120 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
ADV7180
40-LEAD LFCSP
Data Sheet
DVDDIO 1
SFL 2
DGND 3
DVDDIO 4
P7 5
P6 6
P5 7
P4 8
P3 9
P2 10
PIN 1
INDICATOR
ADV7180
LFCSP
TOP VIEW
(Not to Scale)
30 AIN3
29 AIN2
28 AGND
27 AVDD
26 VREFN
25 VREFP
24 AGND
23 AIN1
22 TEST_0
21 AGND
NOTES
1. THE EXPOSED PAD MUST BE CONNECTED TO GND.
Figure 9. 40-Lead LFCSP Pin Configuration
Table 10. 40-Lead LFCSP Pin Function Descriptions
Pin No.
Mnemonic
Type Description
1, 4
DVDDIO
P
Digital I/O Supply Voltage (1.8 V to 3.3 V).
2
SFL
O
Subcarrier Frequency Lock. This pin contains a serial output stream that can be used to lock the
subcarrier frequency when this decoder is connected to any Analog Devices digital video encoder.
3, 15, 35, 40
DGND
G
Ground for Digital Supply.
5 to 10, 16, 17 P7 to P2, P1, P0 O
Video Pixel Output Port.
11
LLC
O
Line-Locked Output Clock for the Output Pixel Data. Nominally 27 MHz but varies up or
down according to video line length.
12
13
14, 36
18
XTAL1
XTAL
DVDD
PWRDWN
O
This pin should be connected to the 28.6363 MHz crystal or not connected if an external 1.8 V,
28.6363 MHz clock oscillator source is used to clock the ADV7180. In crystal mode, the crystal
must be a fundamental crystal.
I
Input Pin for the 28.6363 MHz Crystal. This pin can be overdriven by an external 1.8 V,
28.6363 MHz clock oscillator source. In crystal mode, the crystal must be a fundamental crystal.
P
Digital Supply Voltage (1.8 V).
I
A logic low on this pin places the ADV7180 into power-down mode.
19
20
21, 24, 28
22
23, 29, 30
25
26
27
31
32
33
34
37
38
39
ELPF
PVDD
AGND
TEST_0
AIN1 to AIN3
VREFP
VREFN
AVDD
RESET
ALSB
SDATA
SCLK
VS/FIELD
INTRQ
HS
EPAD (EP)
I
The recommended external loop filter must be connected to this ELPF pin, as shown in Figure 55.
P
PLL Supply Voltage (1.8 V).
G
Ground for Analog Supply.
I
This pin must be tied to DGND.
I
Analog Video Input Channels.
O
Internal Voltage Reference Output. See Figure 55 for recommended output circuitry.
O
Internal Voltage Reference Output. See Figure 55 for recommended output circuitry.
P
Analog Supply Voltage (1.8 V).
I
System Reset Input. Active low. A minimum low reset pulse width of 5 ms is required to
reset the ADV7180 circuitry.
I
This pin selects the I2C address for the ADV7180. For ALSB set to Logic 0, the address selected
for a write is 0x40; for ALSB set to Logic 1, the address selected is 0x42.
I/O I2C Port Serial Data Input/Output Pin.
I
I2C Port Serial Clock Input. The maximum clock rate is 400 kHz.
O
Vertical Synchronization Output Signal/Field Synchronization Output Signal.
O
Interrupt Request Output. Interrupt occurs when certain signals are detected on the input video
(see Table 108).
O
Horizontal Synchronization Output Signal.
The exposed pad must be connected to GND.
Rev. G | Page 14 of 120
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]