datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

ADV7174BCP-REEL View Datasheet(PDF) - Analog Devices

Part Name
Description
View to exact match
ADV7174BCP-REEL Datasheet PDF : 52 Pages
First Prev 31 32 33 34 35 36 37 38 39 40 Next Last
ADV7174/ADV7179
APPENDIX 1—BOARD DESIGN AND LAYOUT CONSIDERATIONS
The ADV7174/ADV7179 is a highly integrated circuit contain-
ing both precision analog and high speed digital circuitry. It has
been designed to minimize interference effects on the integrity
of the analog circuitry by the high speed digital circuitry. It is
imperative that these same design and layout techniques be
applied to the system-level design so that high speed, accurate
performance is achieved. Figure 54 shows the analog interface
between the device and monitor.
The layout should be optimized for lowest noise on the
ADV7174/ADV7179 power and ground lines by shielding the
digital inputs and providing good decoupling. The lead length
between groups of VAA and GND pins should be minimized to
reduce inductive ringing.
GROUND PLANES
The ground plane should encompass all ADV7174/ADV7179
ground pins, voltage reference circuitry, power supply bypass
circuitry for the ADV7174/ADV7179, the analog output traces,
and all the digital signal traces leading up to the ADV7174/
ADV7179. The ground plane is the board’s common ground
plane.
POWER PLANES
The ADV7174/ADV7179 and any associated analog circuitry
should have its own power plane, referred to as the analog
power plane (VAA). This power plane should be connected to
the regular PCB power plane (VCC) at a single point through a
ferrite bead. This bead should be located within 3 inches of the
ADV7174/ADV7179.
The metallization gap separating the device power plane and
board power plane should be as narrow as possible to minimize
the obstruction to the flow of heat from the device into the
general board.
The PCB power plane should provide power to all digital logic
on the PC board, and the analog power plane should provide
power to all ADV7174/ADV7179 power pins and voltage
reference circuitry.
Plane-to-plane noise coupling can be reduced by ensuring that
portions of the regular PCB power and ground planes do not
overlay portions of the analog power plane unless they can be
arranged so that the plane-to-plane noise is common mode.
POWER SUPPLY DECOUPLING
FOR EACH POWER SUPPLY GROUP
3.3V (VAA) 3.3 V (VAA)
0.1μF
0.1μF
23 COMP
VAA
0.1μF
0.01μF
3.3 V (VAA)
L1
(FERRITE BEAD)
10μF
33μF
3.3 V
(VCC)
GND
3.3 V (VAA)
30 VREF
ADV7174/ADV7179
3–5, 35–39
P7–P0
DAC C 24
RESET
4kΩ
100nF
3.3 V (VCC)
100kΩ
TTX
TTXREQ
100kΩ
UNUSED
INPUTS
SHOULD BE
GROUNDED
TELETEXT PULL-UP AND
PULL-DOWN RESISTORS
SHOULD ONLY BE USED
IF THESE PINS ARE NOT
CONNECTED
27MHz CLOCK
(SAME CLOCK AS USED BY
MPEG2 DECODER)
3.3 V (VAA)
10kΩ
32 SCRESET/RTC
DAC B 28
13 HSYNC
14 FIELD/VSYNC
15 BLANK
DAC A 29
20 RESET
34 TTX
33 TTXREQ
1 CLOCK
ALSB
16
SCLOCK 21
SDATA 22
RSET 31
GND
75Ω
75Ω
75Ω
100Ω
100Ω
3.3 V (VCC)
5kΩ
3.3 V (VCC)
5kΩ
MPU BUS
150Ω
Figure 54. Recommended Analog Circuit Layout
Rev. B | Page 39 of 52
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]