datasheetbank_Logo   Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
Part Name :   

ADV7174KCP-REEL View Datasheet(PDF) - Analog Devices

Part NameDescriptionManufacturer
ADV7174KCP-REEL Chip Scale PAL/NTSC Video Encoder with Advanced Power Management ADI
Analog Devices ADI
ADV7174KCP-REEL Datasheet PDF : 52 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ADV7174/ADV7179
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
CLOCK 1
VAA 2
P5 3
P6 4
P7 5
GND 6
GND 7
GND 8
GND 9
VAA 10
40 39 38 37 36 35 34 33 32 31
PIN 1
INDICATOR
ADV7174/ADV7179
LFCSP
TOP VIEW
(Not to Scale)
30 VREF
29 DAC A
28 DAC B
27 VAA
26 GND
25 VAA
24 DAC C
23 COMP
22 SDATA
21 SCLOCK
11 12 13 14 15 16 17 18 19 20
Figure 5. Pin Configurations
Table 6. Pin Function Descriptions
Mnemonic
Input/
Output
Function
P7–P0
I
8-Bit 4:2:2 Multiplexed YCrCb Pixel Port (P7–P0). P0 is the LSB.
CLOCK
I
TTL Clock Input. Requires a stable 27 MHz reference clock for standard operation. Alternatively, a 24.5454 MHz
(NTSC) or 29.5 MHz (PAL) can be used for square pixel operation.
HSYNC
I/O
HSYNC (Modes 1 and 2) Control Signal. This pin may be configured to output (master mode) or accept (slave
mode) sync signals.
FIELD/VSYNC I/O
Dual Function FIELD (Mode 1) and VSYNC (Mode 2) Control Signal. This pin may be configured to output
(master mode) or accept (slave mode) these control signals.
BLANK
I/O
Video Blanking Control Signal. The pixel inputs are ignored when this is Logic 0. This signal is optional.
SCRESET/RTC I
This pin can be configured as an input by setting MR22 and MR21 of Mode Register 2. It can be configured as a
subcarrier reset pin, in which case a low-to-high transition on this pin resets the subcarrier to Field 0.
Alternatively, it can be configured as a real-time control (RTC) input.
VREF
I/O
Voltage Reference Input for DACs or Voltage Reference Output (1.235 V).
RSET
I
COMP
O
A 150 Ω resistor connected from this pin to GND is used to control full-scale amplitudes of the video signals.
Compensation Pin. Connect a 0.1 μF capacitor from COMP to VAA. For optimum dynamic performance in low
power mode, the value of the COMP capacitor can be lowered to as low as 2.2 nF.
DAC A
O
DAC Output (see Table 13)
DAC B
O
DAC Output (see Table 13).
DAC C
O
DAC Output (see Table 13).
SCLOCK
I
MPU Port Serial Interface Clock Input.
SDATA
I/O
MPU Port Serial Data Input/Output.
ALSB
I
TTL Address Input. This signal sets up the LSB of the MPU address.
RESET
I
This input resets the on-chip timing generator and sets the ADV7174/ADV7179 into default mode. This is NTSC
operation, Timing Slave Mode 0, 8-bit operation, 2× composite out signals. DACs A, B, and C are enabled.
TTX
I
Teletext Data.
TTXREQ
O
Teletext Data Request Signal/Defaults to GND when Teletext Not Selected.
VAA
P
Power Supply (2.8 V or 3.3 V).
GND
G
Ground Pin.
Rev. B | Page 10 of 52
Direct download click here
 

Share Link : ADI
All Rights Reserved © datasheetbank.com 2014 - 2019 [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]