datasheetbank_Logo     Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

ADV7170KSZ-REEL View Datasheet(PDF) - Analog Devices

Part NameDescriptionManufacturer
ADV7170KSZ-REEL Digital PAL/NTSC Video Encoder with 10-Bit SSAF? and Advanced Power Management ADI
Analog Devices ADI
ADV7170KSZ-REEL Datasheet PDF : 64 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ADV7170/ADV7171
TIMING SPECIFICATIONS
VAA = 4.75 V to 5.25 V1, VREF = 1.235 V, RSET = 150 Ω. All specifications TMIN to TMAX2, unless otherwise noted.
Table 5.
Parameter
MPU PORT3, 4
SCLOCK Frequency
SCLOCK High Pulse Width, t1
SCLOCK Low Pulse Width, t2
Hold Time (Start Condition), t3
Setup Time (Start Condition), t4
Data Setup Time, t5
SDATA, SCLOCK Rise Time, t6
SDATA, SCLOCK Fall Time, t7
Setup Time (Stop Condition), t8
ANALOG OUTPUTS3, 5
Analog Output Delay
DAC Analog Output Skew
CLOCK CONTROL AND PIXEL PORT5, 6
fCLOCK
Clock High Time, t9
Clock Low Time, t10
Data Setup Time, t11
Data Hold Time, t12
Control Setup Time, t11
Control Hold Time, t12
Digital Output Access Time, t13
Digital Output Hold Time, t144
Pipeline Delay, t154
TELETEXT3, 4, 7
Digital Output Access Time, t16
Data Setup Time, t17
Data Hold Time, t18
RESET CONTROL3, 4
RESET Low Time
Conditions
After this period the first clock is generated
Relevant for repeated start condition
Min Typ Max Unit
0
400 kHz
0.6
μs
1.3
μs
0.6
μs
0.6
μs
100
ns
300 ns
300 ns
0.6
μs
7
ns
0
ns
27
8
8
3.5
4
4
3
11 16
8
48
MHz
ns
ns
ns
ns
ns
ns
ns
ns
Clock cycles
20
ns
2
ns
6
ns
6
ns
1 The min/max specifications are guaranteed over this range. The min/max values are typical over 4.75 V to 5.25 V range.
2 Ambient temperature range TMIN to TMAX: −40°C to +85°C. The die temperature, TJ, must always be kept below 110°C.
3 TTL input values are 0 V to 3 V, with input rise/fall times ≤ 3 ns, measured between the 10% and 90% points. Timing reference points at 50% for inputs and outputs.
Analog output load ≤ 10 pF.
4 Guaranteed by characterization
5 Output delay measured from the 50% point of the rising edge of CLOCK to the 50% point of full-scale transition.
6 Pixel port consists of the following:
Pixel inputs:
P15–P0
Pixel controls: HSYNC, FIELD/VSYNC, BLANK
Clock input:
CLOCK
7 Teletext port consists of the following:
Teletext output: TTXREQ
Teletext input: TTX
Rev. C | Page 7 of 64
Direct download click here

 

Share Link : 

All Rights Reserved © datasheetbank.com 2014 - 2019 [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]