datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

ADV7170KSZ-REEL View Datasheet(PDF) - Analog Devices

Part Name
Description
View to exact match
ADV7170KSZ-REEL Datasheet PDF : 64 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
ADV7170/ADV7171
Mode 3: Master/Slave Option HSYNC, BLANK, FIELD
(Timing Register 0 TR0 = X X X X X 1 1 0 or X X X X X 1 1 1)
In this mode the ADV7170/ADV7171 accept or generate horizontal SYNC and odd/even FIELD signals. A transition of the FIELD input
when HSYNC is high indicates a new frame, that is, vertical retrace. The BLANK signal is optional. When the BLANK input is disabled,
the ADV7170/ADV7171 automatically blank all normally blank lines as per CCIR-624. Mode 3 is shown in Figure 31 (NTSC) and Figure
32 (PAL).
DISPLAY
VERTICAL BLANK
DISPLAY
522 523 524 525
1
2
3
4
5
6
7
8
9
10
11
HSYNC
BLANK
FIELD
EVEN FIELD ODD FIELD
DISPLAY
VERTICAL BLANK
20
21
22
DISPLAY
260 261 262 263 264 265 266 267 268 269 270 271 272 273 274
HSYNC
BLANK
FIELD
ODD FIELD EVEN FIELD
Figure 31. Timing Mode 3 (NTSC)
DISPLAY
VERTICAL BLANK
283 284 285
DISPLAY
622
623
624
625
1
2
3
4
5
6
7
HSYNC
BLANK
FIELD
EVEN FIELD ODD FIELD
DISPLAY
VERTICAL BLANK
21
22
23
DISPLAY
309
310
311
312
313
314
315
316
317
318
319
320
HSYNC
BLANK
FIELD
ODD FIELD EVEN FIELD
Figure 32. Timing Mode 3 (PAL)
Rev. C | Page 25 of 64
334
335
336
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]