datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

ADV7171WBSZ-REEL View Datasheet(PDF) - Analog Devices

Part Name
Description
View to exact match
ADV7171WBSZ-REEL Datasheet PDF : 64 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
ADV7170/ADV7171
COMPOSITE VIDEO
(FOR EXAMPLE,
VCR OR CABLE)
VIDEO
DECODER
(FOR EXAMPLE,
ADV7185)
CLOCK
SCRESET/RTC
GREEN/LUMA/Y
P7–P0
RED/CHROMA/V
BLUE/COMPOSITE/U
HSYNC
FIELD/VSYNC
COMPOSITE
ADV7170/ADV7171
H/LTRANSITION
COUNT START
LOW
128
14 BITS
RESERVED
13
4 BITS
RESERVED
0
21
FSCPLL INCREMENT1
RTC
TIME SLOT: 01
14
19
NOT USED IN
ADV7170/ADV7171
VALID INVALID
SAMPLE SAMPLE
NOTES:
1FSCPLL INCREMENT IS 22 BITS LONG, VALUE LOADED INTO ADV7170/ADV7171 FSC DDS REGISTER IS
FSCPLL INCREMENTS BITS 21:0 PLUS BITS 0:9 OF SUBCARRIER FREQUENCY REGISTERS. ALL ZEROS SHOULD
BE WRITTEN TO THE SUBCARRIER FREQUENCY REGISTERS OF THE ADV7170/ADV7171.
2SEQUENCE BIT
PAL: 0 = LINE NORMAL, 1 = LINE INVERTED
NTSC: 0 = NO CHANGE
3RESET BIT
RESET ADV7170/ADV7171 DDS
Figure 19. RTC Timing and Connections
SEQUENCE
RESERVED
5 BITS BIT2 RESET
RESERVED
BIT3
0
8/LLC
67 68
Vertical Blanking Data Insertion
It is possible to allow encoding of incoming YCbCr data on
those lines of VBI that do not bear line sync or pre-/post-
equalization pulses (see Figure 21 to Figure 32). This mode of
operation is called “partial blanking” and is selected by setting
MR32 to 1. It allows the insertion of any VBI data (opened VBI)
into the encoded output waveform. This data is present in the
digitized incoming YcbCr data stream (for example, WSS data,
CGMS, VPS, and so on). Alternatively, the entire VBI may be
blanked (no VBI data inserted) on these lines by setting MR32
to 0.
Mode 0 (CCIR-656): Slave Option
(Timing Register 0 TR0 = X X X X X 0 0 0)
The ADV7170/ADV7171 are controlled by the SAV (start active
video) and EAV (end active video) time codes in the pixel data.
All timing information is transmitted using a 4-byte synchroni-
zation pattern. A synchronization pattern is sent immediately
before and after each line during active picture and retrace.
Mode 0 is shown in Figure 20. The HSYNC, FIELD/VSYNC,
and BLANK (if not used) pins should be tied high during this
mode.
ANALOG
VIDEO
INPUT PIXELS
NTSC/PAL M SYSTEM
(525 LINES/60Hz)
PAL SYSTEM
(625 LINES/50Hz)
EAV CODE
Y
C
r
Y
F
F
0
0
0X
0Y
8
0
1
0
8
0
1
0
4 CLOCK
0F FAAA
0F FBBB
ANCILLARY DATA
(HANC)
268 CLOCK
SAV CODE
8
0
1
0
8
0
1
0
F
F
0
0
0
0
X
Y
CY
b
C
r
Y
C
b
Y
C
r
Y
C
b
4 CLOCK
1440 CLOCK
4 CLOCK
END OF ACTIVE
VIDEO LINE
280 CLOCK
4 CLOCK
1440 CLOCK
START OF ACTIVE
VIDEO LINE
Figure 20. Timing Mode 0 (Slave Mode)
Rev. C | Page 19 of 64
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]