datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

ADV7150L View Datasheet(PDF) - Analog Devices

Part Name
Description
View to exact match
ADV7150L Datasheet PDF : 36 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
R4 R7 R4
R6
R3
R3
R5
R2
R2
R1 R4
R1
R0 R3 R0
G4 R2 G4
R1
G3
G3
G2 R0 G2
0
0
0
R4
R3
5
R2
R1
R0
256 x 10
RAM
(RED LUT)
LOCATION "31"
10
LOCATION "0"
TO
RED
DAC
x G7
x
G6
G1
G1
G5
G0
G0
G4
B4
G4
B3 G3
B4
B2 G2
B3
G1
B1
B2
G0
B0
B1
0
0
0
G4
G3
5
G2
G1
G0
256 x 10
RAM
(GREEN LUT)
LOCATION "31"
10
LOCATION "0"
TO
GREEN
DAC
x B7
x
x B6
x
x B5
x
x B4
x
x B3
x
x B2
x
x B1
x
B0
x
x
PIXEL
INPUT
DATA
PIN
ASSIGN-
MENTS
DATA
LATCHED
TO
PIXEL
PORT
0
256 x 10
0
RAM
0
(BLUE LUT)
B4
B3
5
B2
LOCATION "31"
10
B1
TO
B0
LOCATION "0" BLUE
DAC
DATA
INTERNALLY
SHIFTED
TO 5 LSBS
DATA LATCHES
FIRST 32
LOCATIONS
OF RAM
Figure 26. 15-Bit True-Color Mapping Using R0–R7 and
G0–G6
The part has two modes of operation for 15-bit True Color. In
the first mode, data is input to the device over the red, green
and blue channel (R3–R7, G3–G7 and B3–B7) and is internally
mapped to locations 0 to 31 of the Look-Up Table (LUT) ac-
cording to Figure 25. In the second mode, data is input to the
device over just two of the color ports, red and green (R0–R7
and G0–G6) and is internally mapped to LUT locations 0 to 31
according to Figure 26. (Note: Data on unused pixel inputs is
ignored.)
ADV7150
MICROPROCESSOR (MPU) PORT
The ADV7150 supports a standard MPU Interface. All the
functions of the part are controlled via this MPU port. Direct
access is gained to the Address Register, Mode Register and all
the Control Registers as well as the Color Palette. The following
sections describe the setup for reading and writing to all of the
devices registers.
MPU Interface
The MPU interface (Figure 27) consists of a bidirectional,
10-bit wide databus and interface control signals CE, C0, C1
and R/W. The 10-bit wide databus is user configurable as
illustrated.
Databus
Width
10-Bit
10-Bit
8-Bit
8-Bit
Table II. Databus Width Table
RAM/DAC
Resolution
Read/Write
Mode
10-Bit
8-Bit
10-Bit
8-Bit
10-Bit Parallel
8-Bit Parallel
8+2 Byte
8-Bit Parallel
Register Mapping
The ADV7150 contains a number of onboard registers includ-
ing the Mode Register (MR17–MR10), Address Register (A7–
A0) and nine Control Registers as well as Red (R9–R0), Green
(G9–G0) and Blue (B9–B0) Color Registers. These registers
control the entire operation of the part. Figure 28 shows the
internal register configuration.
Control lines C1 and C0 determine which register the MPU is
accessing. C1 and C0 also determine whether the Address Reg-
ister is pointing to the color registers and look-up table RAM or
the control registers. If C1, C0 = 1, 0 the MPU has access to
whatever control register is pointed to by the Address Register
(A7–A0). If C1, C0 = 0, 1 the MPU has access to the Look-Up
Table RAM (Color Palette) through the associated color regis-
ters. The CE input latches data to or from the part.
The R/W control input determines between read or write ac-
cesses. The Truth Tables III and IV show all modes of access to
the various registers and color palette for both the 8-bit wide
databus configuration and 10-bit wide databus configuration. It
should be noted that after power-up, the devices MPU port is
automatically set to 10-bit wide operation (see Power-On Reset
section).
Color Palette Accesses
Data is written to the color palette by first writing to the address
register of the color palette location to be modified. The MPU
performs three successive write cycles for each of the red, green
and blue registers (10-bit or 8-bit). An internal pointer moves
from red to green to blue after each write is completed. This
pointer is reset to red after a blue write or whenever the address
register is written. During the blue write cycle, the three bytes of
red, green and blue are concatenated into a single 30-bit/24-bit
word and written to the RAM location as specified in the ad-
dress register (A7–A0). The address register then automatically
increments to point to the next RAM location and a similar red,
green and blue palette write sequence is performed. The address
register resets to 00H following a blue write cycle to color pal-
ette RAM location FFH.
REV. A
–17–
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]