datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

ADR390B View Datasheet(PDF) - Analog Devices

Part Name
Description
View to exact match
ADR390B Datasheet PDF : 20 Pages
First Prev 11 12 13 14 15 16 17 18 19 20
ADR390/ADR391/ADR392/ADR395
THEORY OF OPERATION
Band gap references are the high performance solution for low
supply voltage and low power voltage reference applications,
and the ADR390/ADR391/ADR392/ADR395 are no exception.
The uniqueness of these devices lies in the architecture. As
shown in Figure 40, the ideal zero TC band gap voltage is
referenced to the output, not to ground. Therefore, if noise
exists on the ground line, it is greatly attenuated on VOUT. The
band gap cell consists of the PNP pair, Q51 and Q52, running at
unequal current densities. The difference in VBE results in a
voltage with a positive TC, which is amplified by a ratio of
2 × R58
R54
This PTAT voltage, combined with VBEs of Q51 and Q52,
produces a stable band gap voltage.
Reduction in the band gap curvature is performed by the ratio
of the resistors R44 and R59, one of which is linearly
temperature dependent. Precision laser trimming and other
patented circuit techniques are used to further enhance the
drift performance.
VIN
Q1
R59
R44
VOUT (FORCE)
VOUT (SENSE)
R58
R49
R54
SHDN
R53
Q51
Q52
R48
R60
R61
GND
Figure 40. Simplified Schematic
DEVICE POWER DISSIPATION CONSIDERATIONS
The ADR390/ADR391/ADR392/ADR395 are capable of deli-
vering load currents to 5 mA, with an input voltage that ranges
from 2.8 V (ADR391 only) to 15 V. When these devices are
used in applications with large input voltages, care should be
taken to avoid exceeding the specified maximum power
dissipation or junction temperature because it could result in
premature device failure. The following formula should be used
to calcu-late a device’s maximum junction temperature or
dissipation:
PD
=
TJ – TA
θJA
In this equation, TJ and TA are, respectively, the junction and
ambient temperatures. PD is the device power dissipation, and
θJA is the device package thermal resistance.
SHUTDOWN MODE OPERATION
The ADR390/ADR391/ADR392/ADR395 include a shutdown
feature that is TTL/CMOS level compatible. A logic low or a
zero volt condition on the SHDN pin is required to turn the
devices off. During shutdown, the output of the reference
becomes a high impedance state, where its potential would then
be determined by external circuitry. If the shutdown feature is
not used, the SHDN pin should be connected to VIN (Pin 2).
Rev. F | Page 16 of 20
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]