datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

ADP3634ARDZ-RL View Datasheet(PDF) - Analog Devices

Part Name
Description
View to exact match
ADP3634ARDZ-RL Datasheet PDF : 16 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ADP3623/ADP3624/ADP3625/ADP3633/ADP3634/ADP3635
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
SD 1 ADP3623/ 8 OTW
INA 2 ADP3633 7 OUTA
PGND 3 TOP VIEW 6 VDD
INB 4 (Not to Scale) 5 OUTB
NOTES
1. THE EXPOSED PAD OF THE PACKAGE IS NOT DIRECTLY
CONNECTED TO ANY PIN OF THE PACKAGE, BUT IT IS
ELECTRICALLY AND THERMALLY CONNECTED TO THE DIE
SUBSTRATE, WHICH IS THE GROUND OF THE DEVICE.
Figure 7. ADP3623/ADP3633 Pin Configuration
Table 3. ADP3623/ADP3633 Pin Function Descriptions
Pin No. Mnemonic Description
1
SD
Output Shutdown. When high, this pin disables normal operation, forcing OUTA and OUTB low.
2
INA
Inverting Input Pin for Channel A Gate Driver.
3
PGND
Ground. This pin should be closely connected to the source of the power MOSFET.
4
INB
Inverting Input Pin for Channel B Gate Driver.
5
OUTB
Output Pin for Channel B Gate Driver.
6
VDD
Power Supply Voltage. Bypass this pin to PGND with a ~1 µF to 5 µF ceramic capacitor.
7
OUTA
Output Pin for Channel A Gate Driver.
8
OTW
Overtemperature Warning Flag. Open drain, active low.
SD 1 ADP3624/ 8 OTW
INA 2 ADP3634 7 OUTA
PGND 3 TOP VIEW 6 VDD
INB 4 (Not to Scale) 5 OUTB
NOTES
1. THE EXPOSED PAD OF THE PACKAGE IS NOT DIRECTLY
CONNECTED TO ANY PIN OF THE PACKAGE, BUT IT IS
ELECTRICALLY AND THERMALLY CONNECTED TO THE DIE
SUBSTRATE, WHICH IS THE GROUND OF THE DEVICE.
Figure 8. ADP3624/ADP3634 Pin Configuration
Table 4. ADP3624/ADP3634 Pin Function Descriptions
Pin No. Mnemonic Description
1
SD
Output Shutdown. When high, this pin disables normal operation, forcing OUTA and OUTB low.
2
INA
Input Pin for Channel A Gate Driver.
3
PGND
Ground. This pin should be closely connected to the source of the power MOSFET.
4
INB
Input Pin for Channel B Gate Driver.
5
OUTB
Output Pin for Channel B Gate Driver.
6
VDD
Power Supply Voltage. Bypass this pin to PGND with a ~1 µF to 5 µF ceramic capacitor.
7
OUTA
Output Pin for Channel A Gate Driver.
8
OTW
Overtemperature Warning Flag. Open drain, active low.
Rev. A | Page 7 of 16
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]