datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

ADP1110AN-5 View Datasheet(PDF) - Analog Devices

Part Name
Description
View to exact match
ADP1110AN-5 Datasheet PDF : 16 Pages
First Prev 11 12 13 14 15 16
ADP1110
The internal structure of the ILIM circuit is shown in Figure 27.
Q1 is the ADP1110’s internal power switch, that is paralleled by
sense transistor Q2. The relative sizes of Q1 and Q2 are scaled
so that IQ2 is 0.5% of IQ1. Current flows to Q2 through an
internal 80 resistor and through the RLIM resistor. These two
resistors parallel the base-emitter junction of the oscillator-
disable transistor, Q3. When the voltage across R1 and RLIM
exceeds 0.6 V, Q3 turns on and terminates the output pulse. If
only the 80 internal resistor is used (i.e., the ILIM pin is
connected directly to VIN), the maximum switch current will be
1.5 A. Figure 6 gives RLIM values for lower current-limit values.
RLIM
(EXTERNAL)
VIN
VIN
ILIM
Q3
ADP1110
72kHz
OSC
R1
80
(INTERNAL)
IQ1 SW1
DRIVER 200
Q1
Q2
POWER
SWITCH
SW2
Figure 27. ADP1110 Current Limit Operation
The delay through the current limiting circuit is approximately
800 ns. If the switch ON time is reduced to less than 3 µs,
accuracy of the current trip-point is reduced. Attempting to
program a switch ON time of 800 ns or less will produce
spurious responses in the switch ON time; however, the
ADP1110 will still provide a properly-regulated output voltage.
PROGRAMMING THE GAIN BLOCK
The gain block of the ADP1110 can be used as a low-battery
detector, error amplifier or linear post regulator. The gain block
consists of an op amp with PNP inputs and an open-collector
NPN output. The inverting input is internally connected to the
ADP1110’s 220 mV reference, while the noninverting input is
available at the SET pin. The NPN output transistor will sink
about 300 µA.
Figure 28 shows the gain block configured as a low-battery
monitor. Resistors R1 and R2 should be set to high values to
reduce quiescent current, but not so high that bias current in
the SET input causes large errors. A value of 33 kfor R2 is a
good compromise. The value for R1 is then calculated from the
formula:
R1 = V LOBATT – 220 mV
220 mV
R2
where VLOBATT is the desired low battery trip point. Since the
gain block output is an open-collector NPN, a pull-up resistor
should be connected to the positive logic power supply.
VLOGIC
VBAT
RL
ADP1110
R1 220V
VREF
AO
SET
R2
33k
GND
RHYS
Figure 28. Setting the Low Battery Detector Trip Point
The circuit of Figure 28 may produce multiple pulses when
approaching the trip point due to noise coupled into the SET
input. To prevent multiple interrupts to the digital logic,
hysteresis can be added to the circuit. Resistor RHYS, with a
value of 1 Mto 10 M, provides the hysteresis. The addition
of RHYS will change the trip point slightly, so the new value for
R1 will be:
R1 = V LOBATT – 220 mV
220 mV
R2
VRL L
220 mV
+ RHYS

where VL is the logic power supply voltage, RL is the pull-up
resistor, and RHYS creates the hysteresis.
The gain block can also be used as a control element to reduce
output ripple. The ADP3000 is normally recommended for low-
ripple applications, but its minimum input voltage is 2 V. The
gain-block technique using the ADP1110 can be useful for step-
up converters operating down to 1 V.
A step-up converter using this technique is shown in Figure 29.
This configuration uses the gain block to sense the output
voltage and control the comparator. The result is that the
comparator hysteresis is reduced by the open loop gain of the
gain block. Output ripple can be reduced to only a few millivolts
with this technique, versus a typical value of 90 mV for a +5 V
converter using just the comparator. For best results, a large
output capacitor (1000 µF or more) should be specified. This
technique can also be used for step-down or inverting applica-
tions, but the ADP3000 is usually a more appropriate choice.
See the ADP3000 data sheet for further details.
INPUT
CINPUT
10µF
270k
L1
D1
15µH
CTX15-4 1N5818
1
2
ILIM VIN SW1 3
ADP1110
R1
300k
SET 7
AO FB GND SW2
685 4
R2
13.8k
OUTPUT
CL
1000µF
Figure 29. Using the Gain Block to Reduce Output Ripple
–12–
REV. 0
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]