datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

ADP1043A View Datasheet(PDF) - Analog Devices

Part Name
Description
View to exact match
ADP1043A Datasheet PDF : 72 Pages
First Prev 41 42 43 44 45 46 47 48 49 50 Next Last
ADP1043A
Table 32. Register 0x24—CS2 Analog Offset Trim
Bits
Name
R/W Description
7
CS2 high side
R/W This bit is set high if high-side current sensing is used. This bit is set low if low-side current
sensing is used. This is Step 2 in the CS2 Offset Trim section.
6
Offset polarity
R/W 1 = negative offset is introduced.
0 = positive offset is introduced.
[5:0]
CS2 offset trim
R/W This register calibrates the secondary side (CS2) current sense common-mode error. It calibrates
for errors in the resistor divider network. This is Step 3 in the CS2 Offset Trim section.
Table 33. Register 0x25—CS2 Digital Trim
Bits
Name
R/W Description
[7:0]
CS2 digital trim
R/W This register contains the CS2 digital trim level. This value is used to calibrate the CS2 value
that is read in Register 0x18. This is Step 4 in the CS2 Offset Trim section.
Table 34. Register 0x26—CS2 Accurate OCP Limit
Bits
Name
R/W Description
[7:0]
CS2 accurate OCP
R/W This register sets the CS2 accurate OCP current level. This 8-bit number is compared to the CS2
value register (Register 0x18). When the CS2 value register is greater than the value in this
register, the CS2 accurate OCP flag is set. The maximum setting of this register is 254 (0xFE).
Setting this register to 255 (0xFF) is not allowed.
Table 35. Register 0x27—CS1 Fast OCP Setting
Bits
Name
R/W Description
[7:6]
CS1 fast OCP
debounce
R/W These bits set the CS1 fast OCP debounce value. This is the minimum time that the CS1 signal
must be constantly above the fast OCP limit before the PWM outputs are shut down. When
this happens, all PWM outputs are disabled for the remainder of the switching cycle.
Bit 7
Bit 6
Debounce (ns)
0
0
0
0
1
40
1
0
80
1
1
120
5
VS balance enable
R/W Setting this bit enables volt-second balance for the main transformer (used for full-bridge
configurations). This value introduces extra modulation on the OUTB and OUTD modulating
waveforms to provide volt-second balance in both branches of the full bridge. For more
information, see the Volt-Second Balance section.
4
CS1 fast OCP bypass R/W Setting this bit to 1 means that the FLAGIN pin is used for CS1 fast OCP instead of the CS1 pin.
3
Constant current
R/W When this bit is set, constant current mode is enabled 10% below the CS2 accurate OCP limit.
mode
1 = constant current mode enabled.
0 = constant current mode disabled.
2
VS balance leading
R/W Setting this bit means that the current spike at the beginning of each CS1 reading is ignored
edge blanking
by the volt-second balance circuit.
[1:0]
CS1 fast OCP timeout R/W If the CS1 fast OCP comparator is set, all PWM outputs that are on during that time are
immediately disabled for the remainder of the switching cycle. The PWM outputs resume
normal operation at the beginning of the next switching cycle. These bits set the number
of consecutive switching cycles for the comparator before the CS1 fast OCP flag is set.
Bit 1
Bit 0
Number of Switching Cycles
0
0
1
0
1
2
1
0
4
1
1
8
Rev. 0 | Page 42 of 72
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]