datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

ADP1043A View Datasheet(PDF) - Analog Devices

Part Name
Description
View to exact match
ADP1043A Datasheet PDF : 72 Pages
First Prev 31 32 33 34 35 36 37 38 39 40 Next Last
ADP1043A
Table 11. Register 0x03—Fault Register 4 and Register 0x07—Latched Fault Register 4 (1 = Fault, 0 = Normal Operation)
Bits Name
R/W Description
Register Action
7
Reserved
R
Reserved.
6
Modulation
R
Modulation is at its minimum or maximum limit.
0x2E
None
5
Address
R
The ADD resistor is not correct.
None
4
Light load mode R
The system is in light load mode.
0x3B
None
3
Reserved
R
Reserved.
2
ACSNS
R
The ac sense timing or amplitude is not correct. The ac sense
comparator has not tripped for one switching cycle.
Programmable
1
CRC fault
R
The EEPROM contents downloaded are incorrect.
Immediate shutdown
0
EEPROM unlocked R
The EEPROM is unlocked.
None
Table 12. Register 0x08 to Register 0x0D—Fault Configuration Registers
Register Name
Address Bits
Flag
Fault Configuration Register 1
0x08
[7:4]
CS1 fast OCP
[3:0]
CS1 accurate OCP
Fault Configuration Register 2
0x09
[7:4]
CS2 accurate OCP
[3:0]
Load OVP (VS2 or VS3)
Fault Configuration Register 3
0x0A
[7:4]
Local OVP (VS1)
[3:0]
External flag input (FLAGIN)
Fault Configuration Register 4
0x0B
[7:4]
OTP
[3:0]
UVP
Fault Configuration Register 5
0x0C
[7:4]
Accurate OrFET reverse voltage
[3:0]
Voltage continuity
Fault Configuration Register 6
0x0D
[7:4]
Share bus
[3:0]
ACSNS
Shutdown Debounce
See Register 0x27 in Table 35
See Register 0x0E in Table 14
See Register 0x0E in Table 14
2 ms
2 ms
100 ms
100 ms
100 ms
100 ms
100 ms
100 ms
1 ms or 100 ms
Register 0x08 to Register 0x0D allow the user to program the response when each flag is set.
Table 13. Register 0x08 to Register 0x0D—Fault Configuration Register Bit Descriptions
Bits Name
R/W Description
7
Timing
R/W This bit specifies when the flag is set.
0 = after debounce.
1 = immediately.
6
Resolve issue
R/W This bit specifies when the part is reenabled after the fault that triggered the flag has been resolved.
0 = reenable after the power supply reenable time set in Register 0x0E[1:0].
1 = remain disabled; power supply must be restarted to reenable.
[5:4] Action
R/W These bits specify the action that the part takes in response to the flag.
Bit 5
Bit 4
Action
0
0
Ignore flag completely
0
1
Disable SR1 and SR2
1
0
Disable OrFET
1
1
Disable power supply (disable all PWM outputs and OrFET GATE)
3
Timing
R/W Same as Bit 7.
2
Resolve issue
R/W Same as Bit 6.
[1:0] Action
R/W Same as Bits[5:4].
Rev. 0 | Page 36 of 72
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]