datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

ADP1043A View Datasheet(PDF) - Analog Devices

Part Name
Description
View to exact match
ADP1043A Datasheet PDF : 72 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
ADP1043A
OVERCURRENT PROTECTION (OCP)
The ADP1043A has several OCP functions. CS1 and CS2 have
individual OCP circuits to provide both primary and secondary
side protection.
CS1 has two protection circuits: CS1 fast OCP and CS1 accurate
OCP (see Figure 29). CS1 fast OCP is an analog comparator.
When the voltage at the CS1 pin exceeds the (fixed) 1.2 V thresh-
old, the CS1 fast OCP flag is set. A blanking time can be set to
ignore the current spike at the beginning of the current signal. A
debounce time can be programmed to improve the noise immunity
of the OCP circuit. When the CS1 fast OCP comparator is set,
all PWM outputs are immediately disabled for the remainder of
the switching cycle. They are reenabled at the start of the next
switching cycle. This function can be bypassed if not needed.
VIN
OUTA OUTC
CS1 accurate OCP is used for more precise control of over-
current protection. With CS1 accurate OCP, the reading at
the output of the CS1 ADC (Register 0x13) is compared to a
programmable OCP value. The CS1 accurate OCP value can
be programmed from 0 to 31 decimal using Register 0x22,
Bits[4:0]. If the CS1 reading exceeds the CS1 accurate OCP
value, the CS1 accurate OCP flag is set. The speed of this
decision is 10 ms. The response to the flag is programmable.
CS2 has one OCP protection circuit: CS2 accurate OCP. The read-
ing at the output of the CS2 ADC (Register 0x18) is compared
to a programmable OCP threshold. The CS2 OCP threshold
can be programmed from 0 to 254 decimal using Register 0x26,
Bits[7:0]. If the CS2 reading exceeds the CS2 OCP threshold,
the CS2 accurate OCP flag is set. The speed of this decision is
10 ms. The response to the flag is programmable.
OUTB OUTD
CS1
ADC
1.2V
FAST OCP
COMPARATOR
12
CS1 ACCURATE
OCP SETTING
REG 0x22[4:0]
CS1 FAST
OCP BYPASS
REG 0x27[4]
CS1 ACCURATE OCP FLAG
SHUTDOWN
CS1 FAST
OCP FLAG
FLAGS
CS1 FAST OCP CS1 FAST OCP
BLANKING
DEBOUNCE
REG 0x22[7:5] REG 0x27[7:6]
CYCLE-BY-CYCLE
SHUTDOWN
PWM
OUTA
OUTB
OUTC
OUTD
SR1
SR2
OUTAUX
FLAGIN
Figure 29. CS1 OCP Detailed Internal Schematic
Rev. 0 | Page 24 of 72
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]