datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

ADP1053ACPZ-RL View Datasheet(PDF) - Analog Devices

Part Name
Description
View to exact match
ADP1053ACPZ-RL
ADI
Analog Devices ADI
ADP1053ACPZ-RL Datasheet PDF : 84 Pages
First Prev 31 32 33 34 35 36 37 38 39 40 Next Last
Data Sheet
FIRST FLAG ID RECORDING
When the ADP1053 registers one or more fault conditions, it
stores the first flag in a dedicated register (Register 0xFECA for
Channel A and Register 0xFECB for Channel B). The first flag ID
represents the first flag that triggers a response and requires a
soft start after the fault is resolved. The following types of flags
are not recorded in the first flag ID register:
Flags that are configured to be ignored
Flags whose configured action causes PWM outputs to be
disabled but which do not use a soft start to reenable the
PWM outputs after the fault is resolved
For more information, see the Protection Actions section.
The first flag ID registers give the user more information for
fault diagnosis than a simple flag. These registers also store the
previous first flag ID. The status of the first flag ID registers can
be downloaded to the EEPROM (set Bit 5 of Register 0xFE08).
The contents of the first flag ID registers are stored until read
by the user. The flag ID is also saved in EEPROM. In this way,
the user can read the flag information even if the ADP1053 is
powered off.
The Channel A first flag ID register (Register 0xFECA)
records the first flag ID of the fault that shut down Channel A;
the Channel B first flag ID register (Register 0xFECB) records
the first flag ID of the fault that shut down Channel B.
ADP1053
Figure 29 shows the timing of the first flag ID recording
scheme. Table 10 describes the actions shown in Figure 29.
PSON
FLAG Y
FLAG Z
POWER SUPPLY
STATUS
FIRST FLAG ID
X
Y
Z
(CURRENT)
FIRST FLAG ID
0
X
Y
(PREVIOUS)
EEPROM
UPDATE
t0
t2 t4
t1 t3 t5
t6 t8
t7
t9
Figure 29. First Flag ID Timing
The first flag ID recording function can be disabled by setting
Bit 5 to 0 in Register 0xFE08.
Table 10. First Flag ID Timing
Step
t0
t1
t2
t3
t4
t5
t6
t7
t8
t9
Action
The PSON signal turns on the power supply. The ADP1053 reads the first flag ID from
the EEPROM and saves it to the first flag ID register as both the current ID and the
previous ID.
A fault (Flag Y) shuts down the power supply. Flag Y is now the current flag ID, and
Flag X is the previous flag ID. The first flag ID register is updated accordingly; the
EEPROM is then updated to save this information.
Another fault (Flag Z) occurs while the power supply is off. Because Flag Z is not
the first flag that caused the shutdown, neither the first flag ID register nor the
EEPROM is updated.
Flag Y is cleared, but Flag Z keeps the power supply off. The first flag ID register is
not updated.
Flag Z is cleared. The first flag ID register is not updated.
The power supply is turned on again after the reenable delay. The first flag ID
register is not updated.
The fault indicated by Flag Z shuts down the power supply. Flag Z is now the current
flag ID, and Flag Y is the previous flag ID. The first flag ID register is updated accordingly;
the EEPROM is then updated to save this information.
Flag Z is cleared. The first flag ID register is not updated.
The power supply is turned on again after the reenable delay. The first flag ID
register is not updated.
PSON turns off the power supply.
Power Supply
On
Off
Off
Off
Off
On
Off
Off
On
Off
First Flag ID Register
Previous
Flag ID
Current
Flag ID
Flag X
Flag X
Flag X
Flag Y
Flag X
Flag Y
Flag X
Flag X
Flag X
Flag Y
Flag Y
Flag Y
Flag Y
Flag Z
Flag Y
Flag Y
Flag Z
Flag Z
Rev. A | Page 31 of 84
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]