datasheetbank_Logo   Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
Part Name :   

ADM1030ARQ View Datasheet(PDF) - Analog Devices

Part NameDescriptionManufacturer
ADM1030ARQ Intelligent Temperature Monitor and PWM Fan Controller ADI
Analog Devices ADI
ADM1030ARQ Datasheet PDF : 28 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ADM1030–SPECIFICATIONS1
(TA = TMIN to TMAX, VCC = VMIN to VMAX, unless otherwise noted.)
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
POWER SUPPLY
Supply Voltage, VCC
Supply Current, ICC
3.0
3.30
5.5
V
1.4
3
mA
Interface Inactive, ADC Active
32
50
mA
Standby Mode
TEMPERATURE-TO-DIGITAL CONVERTER
Internal Sensor Accuracy
Resolution
External Diode Sensor Accuracy
Resolution
Remote Sensor Source Current
±1
±3
C
0.25
C
±1
C
60C £ TD £ 100C
0.125
C
180
mA
High Level
11
mA
Low Level
OPEN-DRAIN DIGITAL OUTPUTS
(THERM, INT, FAN_FAULT, PWM_OUT)
Output Low Voltage, VOL
High-Level Output Leakage Current, IOH
0.4
V
IOUT = –6.0 mA; VCC = 3 V
0.1
1
mA
VOUT = VCC; VCC = 3 V
DIGITAL INPUT LEAKAGE CURRENT
Input High Current, IIH
Input Low Current, IIL
Input Capacitance, CIN
DIGITAL INPUT LOGIC LEVELS2
(ADD, THERM, TACH)
Input High Voltage, VIH
Input Low Voltage, VIL
OPEN-DRAIN SERIAL DATA
BUS OUTPUT (SDA)
Output Low Voltage, VOL
High-Level Output Leakage Current, IOH
SERIAL BUS DIGITAL INPUTS
(SCL, SDA)
Input High Voltage, VIH
Input Low Voltage, VIL
Hysteresis
–1
mA
VIN = VCC
1
mA
VIN = 0
5
pF
2.1
V
0.8
V
0.4
V
IOUT = –6.0 mA; VCC = 3 V
0.1
1
mA
VOUT = VCC
2.1
V
0.8
V
500
mV
FAN RPM-TO-DIGITAL CONVERTER
Accuracy
Resolution
TACH Nominal Input RPM
Conversion Cycle Time
±6
8
4400
2200
1100
550
637
%
Bits
RPM
RPM
RPM
RPM
ms
60C £ TA £ 100C
Divisor N = 1, Fan Count = 153
Divisor N = 2, Fan Count = 153
Divisor N = 4, Fan Count = 153
Divisor N = 8, Fan Count = 153
SERIAL BUS TIMING3
Clock Frequency, fSCLK
Glitch Immunity, tSW
Bus Free Time, tBUF
Start Setup Time, tSU;STA
Start Hold Time, tHD;STA
Stop Condition Setup Time tSU;STO
SCL Low Time, tLOW
SCL High Time, tHIGH
SCL, SDA Rise Time, tR
SCL, SDA Fall Time, tF
Data Setup Time, tSU;DAT
Data Hold Time, tHD;DAT
10
50
4.7
4.7
4
4
1.3
4
250
300
100
kHz
ns
ms
ms
ms
ms
ms
50
ms
1000
ns
300
ns
ns
ns
See Figure 1
See Figure 1
See Figure 1
See Figure 1
See Figure 1
See Figure 1
See Figure 1
See Figure 1
See Figure 1
See Figure 1
See Figure 1
See Figure 1
NOTES
1Typicals are at TA = 25C and represent most likely parametric norm. Shutdown current typ is measured with V CC = 3.3 V.
2ADD is a three-state input that may be pulled high, low or left open-circuit.
3Timing specifications are tested at logic levels of VIL = 0.8 V for a falling edge and VIH = 2.2 V for a rising edge.
Specifications subject to change without notice.
–2–
REV. A
Direct download click here
 

Share Link : ADI
All Rights Reserved © datasheetbank.com 2014 - 2019 [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]