datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

ADE7763ARS View Datasheet(PDF) - Analog Devices

Part Name
Description
View to exact match
ADE7763ARS Datasheet PDF : 56 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ADE7763
TIMING CHARACTERISTICS
AVDD = DVDD = 5 V ± 5%, AGND = DGND = 0 V, on-chip reference, CLKIN = 3.579545 MHz XTAL, TMIN to TMAX = −40°C to +85°C.
Table 2. Timing Characteristics1, 2
Parameter
Spec
Unit
Test Conditions/Comments
Write Timing
t1
50
t2
50
t3
50
t4
10
t5
5
t6
400
t7
50
t8
100
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min)
CS falling edge to first SCLK falling edge.
SCLK logic high pulse width.
SCLK logic low pulse width.
Valid data setup time before falling edge of SCLK.
Data hold time after SCLK falling edge.
Minimum time between the end of data byte transfers.
Minimum time between byte transfers during a serial write.
CS hold time after SCLK falling edge.
Read Timing
t93
4
t10
50
t11
30
t124
100
10
t135
100
µs min
ns min
ns min
ns max
ns min
ns max
Minimum time between read command (i.e., a write to
communication register) and data read.
Minimum time between data byte transfers during a multibyte read.
Data access time after SCLK rising edge following a write to the
communication register.
Bus relinquish time after falling edge of SCLK.
Bus relinquish time after rising edge of CS.
10
ns min
________________________________________________
1 Sample tested during initial release and after any redesign or process change that could affect this parameter. All input signals are specified with tr = tf = 5 ns (10% to
90%) and timed from a voltage level of 1.6 V.
2 See Figure 3, Figure 4, and the Serial Interface section.
3 Minimum time between read command and data read for all registers except waveform register, which is t9 = 500 ns min.
4 Measured with the load circuit in Figure 2 and defined as the time required for the output to cross 0.8 V or 2.4 V.
5 Derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit in Figure 2. The measured number is then extrapolated back
to remove the effects of charging or discharging the 50 pF capacitor. This means that the time quoted in the timing characteristics is the true bus relinquish time of
the part and is independent of the bus loading.
t8
CS
SCLK
DIN
t1
1
t3
t7
t2
t4
t5
0 A5 A4 A3 A2 A1 A0
DB7
t6
t7
DB0
DB7
DB0
COMMAND BYTE
MOST SIGNIFICANT BYTE
LEAST SIGNIFICANT BYTE
CS
t1
SCLK
Figure 3. Serial Write Timing
t13
t9
t10
DIN
DOUT
0
0 A5 A4 A3 A2 A1 A0
t11
DB7
t11
DB0
COMMAND BYTE
MOST SIGNIFICANT BYTE
Figure 4. Serial Read Timing
DB7
t12
DB0
LEAST SIGNIFICANT BYTE
Rev. A | Page 5 of 56
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]