datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

ADCMP561BRQ View Datasheet(PDF) - Analog Devices

Part Name
Description
View to exact match
ADCMP561BRQ
ADI
Analog Devices ADI
ADCMP561BRQ Datasheet PDF : 16 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ADCMP561/ADCMP562
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
QA 1
16 QB
QA 2
15 QB
VDD 3
LEA 4
LEA 5
ADCMP561
TOP VIEW
(Not to Scale)
14 GND
13 LEB
12 LEB
VEE 6
–INA 7
11 VCC
10 –INB
+INA 8
9 +INB
Figure 4. ADCMP561 16-Lead QSOP Pin Configuration
VDD 1
20 VDD
QA 2
19 QB
QA 3
VDD 4
LEA 5
LEA 6
18 QB
ADCMP562 17 GND
TOP VIEW
(Not to Scale)
16 LEB
15 LEB
VEE 7
14 VCC
–INA 8
13 –INB
+INA 9
12 +INB
HYSA 10
11 HYSB
Figure 5. ADCMP562 20-Lead QSOP Pin Configuration
Table 3. Pin Function Descriptions
Pin No.
ADCMP561 ADCMP562 Mnemonic
1
VDD
1
2
QA
2
3
QA
3
4
VDD
4
5
LEA
5
6
LEA
6
7
VEE
7
8
−INA
8
9
+INA
10
HYSA
11
HYSB
9
12
+INB
10
13
−INB
11
14
VCC
12
15
LEB
13
16
LEB
Function
Logic Supply Terminal.
One of two complementary outputs for Channel A. QA is logic high if the analog voltage at the
noninverting input is greater than the analog voltage at the inverting input (provided the
comparator is in compare mode). See the description of Pin LEA for more information.
One of two complementary outputs for Channel A. QA is logic low if the analog voltage at the
noninverting input is greater than the analog voltage at the inverting input (provided the
comparator is in compare mode). See the description of Pin LEA for more information.
Logic Supply Terminal.
One of two complementary inputs for Channel A Latch Enable. In compare mode (logic high),
the output tracks changes at the input of the comparator. In the latch mode (logic low), the
output reflects the input state just prior to the comparator’s being placed in the latch mode.
LEA must be driven in conjunction with LEA. If left unconnected, the comparator defaults to
compare mode.
One of two complementary inputs for Channel A Latch Enable. In compare mode (logic low),
the output tracks changes at the input of the comparator. In latch mode (logic high), the
output reflects the input state just prior to the comparator’s being placed in the latch mode.
LEA must be driven in conjunction with LEA. If left unconnected, the comparator defaults to
compare mode.
Negative Supply Terminal.
Inverting Analog Input of the Differential Input Stage for Channel A. The inverting A input must
be driven in conjunction with the noninverting A input.
Noninverting Analog Input of the Differential Input Stage for Channel A. The noninverting
A input must be driven in conjunction with the inverting A input.
Programmable Hysteresis Input.
Programmable Hysteresis Input.
Noninverting Analog Input of the Differential Input Stage for Channel B. The noninverting
B input must be driven in conjunction with the inverting B input.
Inverting Analog Input of the Differential Input Stage for Channel B. The inverting B input must
be driven in conjunction with the noninverting B input.
Positive Supply Terminal.
One of two complementary inputs for Channel B Latch Enable. In compare mode (logic low),
the output tracks changes at the input of the comparator. In latch mode (logic high), the
output reflects the input state just prior to placing the comparator in the latch mode. LEB
must be driven in conjunction with LEB. If left unconnected, the comparator defaults to
compare mode.
One of two complementary inputs for Channel B Latch Enable. In compare mode (logic high),
the output tracks changes at the input of the comparator. In latch mode (logic low), the output
reflects the input state just prior to placing the comparator in the latch mode. LEB must be
driven in conjunction with LEB. If left unconnected, the comparator defaults to compare mode.
Rev. A | Page 6 of 16
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]