datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

ADCMP561 View Datasheet(PDF) - Analog Devices

Part Name
Description
View to exact match
ADCMP561
ADI
Analog Devices ADI
ADCMP561 Datasheet PDF : 16 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ADCMP561/ADCMP562
Parameter
Symbol Conditions
Min
Typ Max
Unit
AC PERFORMANCE (continued)
Equivalent Input Rise Time Bandwidth1
BWEQ
0 V to 1 V swing, 2 V/ns
1500
MHz
Maximum Toggle Rate
>50% output swing
800
MHz
Minimum Pulse Width
PWMIN
∆tPD < 25 ps
700
ps
RMS Random Jitter
VOD = 400 mV, 1.3 V/ns, 312 MHz,
1.0
ps
50% duty cycle
Unit-to-Unit Propagation Delay Skew
100
ps
POWER SUPPLY
Positive Supply Current
IVCC
@ +5.0 V
2
3.2 5
mA
Negative Supply Current
IVEE
@ −5.2 V
10
22 28
mA
Logic Supply Current
IVDD
@ 3.3 V without load
6
9
13
mA
Logic Supply Current
@ 3.3 V with load
45
60 70
mA
Positive Supply Voltage
VCC
Dual
4.75
5.0 5.25
V
Negative Supply Voltage
VEE
Dual
−4.96
−5.2 −5.45
V
Logic Supply Voltage
VDD
Dual
2.5
3.3 5.0
V
Power Dissipation
PD
Dual, without load
130
160 190
mW
Power Dissipation
Dual, with load
180
220 250
mW
DC Power Supply Rejection Ratio—VCC
PSRRVCC
85
dB
DC Power Supply Rejection Ratio—VEE
PSRRVEE
85
dB
DC Power Supply Rejection Ratio—VDD
PSRRVDD
85
dB
HYSTERESIS (ADCMP562 Only)
Hysteresis
RHYS = 19.5 kΩ
20
mV
RHYS = 8.0 kΩ
70
mV
1 Equivalent input rise time bandwidth assumes a first-order input response and is calculated by the following formula: BWEQ = 0.22/√ (trCOMP2 – trIN2), where trIN is the
20/80 input transition time applied to the comparator and trCOMP is the effective transition time as digitized by the comparator input.
Rev. A | Page 4 of 16
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]