datasheetbank_Logo   Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
Part Name :   

ADDAC80 View Datasheet(PDF) - Analog Devices

Part NameDescriptionManufacturer
ADDAC80 Complete Low Cost 12-Bit D/A Converters ADI
Analog Devices ADI
ADDAC80 Datasheet PDF : 16 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ADDAC80/ADDAC85/ADDAC87
15V
RBP
+ 6.3V 6.3k
RGAIN
OA
+
IREF
DAC
IDAC
V
Figure 4. Bipolar Configuration
There are three types of drift errors over temperature: offset,
gain, and linearity. Offset drift causes a vertical translation of
the entire transfer curve; gain drift is a change in the slope of the
curve; and linearity drift represents a change in the shape of the
curve. The combination of these three drifts results in the com-
plete specification for total error over temperature.
Total error is defined as the deviation from a true straight line
transfer characteristic from exactly zero at a digital input that
calls for zero output to a point that is defined as full-scale. A
specification for total error over temperature assumes that both
the zero and full-scale points have been trimmed for zero error
at 25°C. Total error is normally expressed as a percentage of the
full-scale range. In the bipolar situation, this means the total
range from –VFS to +VFS.
Several new design concepts not previously used in DAC80-type
devices contribute to a reduction in all the error factors over
temperature. The incorporation of low temperature coefficient
silicon-chromium thin-film resistors deposited on a single chip,
a patented, fully differential, emitter weighted, precision current
steering cell structure, and a T.C. trimmed buried Zener diode
reference element results in superior wide temperature range
performance. The gain setting resistors and bipolar offset resis-
tor are also fabricated on the chip with the same SiCr material
as the ladder network, resulting in low gain and offset drift.
MONOTONICITY AND LINEARITY
The initial linearity error of ± 1/2 LSB max and the differential
linearity error of ±3/4 LSB max guarantee monotonic performance
over the specified range. It can therefore be assumed that linearity
errors are insignificant in computation of total temperature errors.
UNIPOLAR ERRORS
Temperature error analysis in the unipolar mode is straightforward:
there is an offset drift and a gain drift. The offset drift (which
comes from leakage currents and drift in the output amplifier
(OA)) causes a linear shift in the transfer curve as shown in
Figure 5. The gain drift causes a change in the slope of the
curve and results from reference drift, DAC drift, and drift in
RGAIN relative to the DAC resistors.
BIPOLAR RANGE ERRORS
The analysis is slightly more complex in the bipolar mode. In
this mode RBP is connected to the summing node of the output
amplifier (see Figure 4) to generate a current that exactly balances
the current of the MSB so that the output voltage is zero with
only the MSB on.
Note that if the DAC and application resistors track perfectly,
the bipolar offset drift will be zero even if the reference drifts. A
change in the reference voltage, which causes a shift in the bipolar
offset, will also cause an equivalent change in IREF and thus IDAC,
so that IDAC will always be exactly balanced by IBP with the MSB
turned on. This effect is shown in Figure 5. The net effect of the
reference drift then is simply to cause a rotation in the transfer
around bipolar zero. However, consideration of second order
effects (which are often overlooked) reveals the errors in the
bipolar mode. The unipolar offset drifts previously discussed
will have the same effect on the bipolar offset. A mismatch of RBP
to the DAC resistors is usually the largest component of bipolar
drift, but in the ADDAC80 this error is held to 10 ppm/°C max.
Gain drift in the DAC also contributes to bipolar offset drift,
as well as full-scale drift, but again is held to 10 ppm/°C max.
ACTUAL
GAIN SHIFT
IDEAL
OFFSET (ZERO) SHIFT
UNIPOLAR
INPUT
GAIN SHIFT
INPUT
OFFSET SHIFT
BIPOLAR (IDEAL CASE)
Figure 5. Unipolar and Bipolar Drifts
USING THE ADDAC80 SERIES
POWER SUPPLY CONNECTIONS
For optimum performance power supply decoupling capacitors
should be added as shown in the connection diagrams. These
capacitors (1 µF electrolytic recommended) should be located
close to the ADDAC80. Electrolytic capacitors, if used, should
be paralleled with 0.01 µF ceramic capacitors for optimum high
frequency performance.
EXTERNAL OFFSET AND GAIN ADJUSTMENT
Offset and gain may be trimmed by installing external OFFSET
and GAIN potentiometers. These potentiometers should be
connected as shown in the block diagrams and adjusted as
described below. TCR of the potentiometers should be 100 ppm/°C
or less. The 3.9 Mand 10 Mresistors (20% carbon or better)
should be located close to the ADDAC80 to prevent noise pickup.
If it is not convenient to use these high-value resistors, a function-
ally equivalent “T” network, as shown in Figure 8 may be
substituted in each case. The gain adjust (Pin 23) is a high
impedance point and a 0.01 µF ceramic capacitor should be
connected from this pin to common to prevent noise pickup.
REV. B
–9–
Direct download click here
 

Share Link : ADI
All Rights Reserved © datasheetbank.com 2014 - 2019 [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]