datasheetbank_Logo   Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
Part Name :   

ADC081500 View Datasheet(PDF) - National ->Texas Instruments

Part NameDescriptionManufacturer
ADC081500 High Performance, Low Power, 8-Bit, 1.5 GSPS A/D Converter National-Semiconductor
National ->Texas Instruments National-Semiconductor
ADC081500 Datasheet PDF : 34 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Absolute Maximum Ratings
(Notes 1, 2)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
Supply Voltage (VA, VDR)
Supply Difference
VDR - VA
Voltage on Any Input Pin
(Except VIN+, VIN-)
Voltage on VIN+, VIN-
(Maintaining Common Mode)
2.2V
0V to 100 mV
−0.15V to (VA +0.15V)
-0.15V to 2.5V
Ground Difference
|GND - DR GND|
0V to 100 mV
Input Current at Any Pin (Note 3)
±25 mA
Package Input Current (Note 3)
±50 mA
Power Dissipation at TA 85°C
ESD Susceptibility (Note 4)
Human Body Model
Machine Model
2.0 W
2500V
250V
Soldering Temperature, Infrared,
10 seconds, (Note 5), (Applies
to standard plated package only)
235°C
Storage Temperature
−65°C to +150°C
Operating Ratings (Notes 1, 2)
Ambient Temperature Range
−40°C TA +85°C
Supply Voltage (VA)
+1.8V to +2.0V
Driver Supply Voltage (VDR)
+1.8V to VA
Analog Input Common Mode Voltage
VCMO ±50mV
VIN+, VIN- Voltage Range
(Maintaining Common Mode)
0V to 2.15V
(100% duty cycle)
0V to 2.5V
(10% duty cycle)
Ground Difference
(|GND - DR GND|)
0V
CLK Pins Voltage Range
Differential CLK Amplitude
0V to VA
0.4VP-P to 2.0VP-P
Package Thermal Resistance
Package
128-Lead
Exposed Pad
LQFP
θJA
θJC (Top of
Package)
θJ-PAD
(Thermal Pad)
26°C / W 10°C / W 2.8°C / W
Figure 13Soldering process must comply with National
Semiconductor’s Reflow Temperature Profile specifications.
Refer to www.national.com/packaging.Figure 13 (Note 5)
Converter Electrical Characteristics
The following specifications apply after calibration for VA = VDR = +1.9VDC, OutV = 1.9V, VIN (a.c. coupled) Full Scale Range =
differential 870mVP-P, CL = 10 pF, Differential (a.c. coupled) sinewave input clock, fCLK = 1.5 GHz at 0.5VP-P with 50% duty cycle,
VBG = Floating, Normal Control Mode, Single Data Rate Mode, REXT = 3300Ω ±0.1%, Analog Signal Source Impedance = 100Ω
Differential. Boldface limits apply for TA = TMIN to TMAX. All other limits TA = 25°C, unless otherwise noted. (Notes 6, 7)
Symbol
Parameter
Conditions
Typical
(Note 8)
Limits
(Note 8)
Units
(Limits)
STATIC CONVERTER CHARACTERISTICS
INL
Integral Non-Linearity (Best fit)
DC Coupled, 1MHz Sine Wave Over
ranged
±0.3
±0.9
LSB (max)
DNL
Differential Non-Linearity
DC Coupled, 1MHz Sine Wave Over
ranged
±0.15
±0.6
LSB (max)
Resolution with No Missing
Codes
8
Bits
VOFF
Offset Error
-0.45
−1.5
1.0
LSB (min)
LSB (max)
VOFF_ADJ Input Offset Adjustment Range Extended Control Mode
PFSE
Positive Full-Scale Error
(Note 9)
±45
mV
−0.6
±25
mV (max)
NFSE
Negative Full-Scale Error
(Note 9)
−1.31
±25
mV (max)
FS_ADJ Full-Scale Adjustment Range Extended Control Mode
±20
±15
%FS
DYNAMIC CONVERTER CHARACTERISTICS
FPBW
Full Power Bandwidth
1.7
GHz
B.E.R.
Bit Error Rate
10-18
Error/Sample
Gain Flatness
d.c. to 500 MHz
d.c. to 1 GHz
±0.5
dBFS
±1.0
dBFS
ENOB
SINAD
Effective Number of Bits
Signal-to-Noise Plus Distortion
Ratio
fIN = 373 MHz, VIN = FSR − 0.5 dB
fIN = 748 MHz, VIN = FSR − 0.5 dB
fIN = 373 MHz, VIN = FSR − 0.5 dB
fIN = 748 MHz, VIN = FSR − 0.5 dB
7.4
7.0
Bits (min)
7.3
Bits (min)
46.3
43.9
dB (min)
45.4
dB (min)
7
www.national.com
Direct download click here
 

Share Link : National-Semiconductor
All Rights Reserved © datasheetbank.com 2014 - 2019 [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]