datasheetbank_Logo     Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

ADC081000LEVAL-2004 View Datasheet(PDF) - National ->Texas Instruments

Part NameDescriptionManufacturer
ADC081000LEVAL(2004) High Performance, Low Power 8-Bit, 1 GSPS A/D Converter National-Semiconductor
National ->Texas Instruments National-Semiconductor
ADC081000LEVAL Datasheet PDF : 29 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
July 2004
ADC081000
High Performance, Low Power 8-Bit, 1 GSPS A/D
Converter
General Description
The ADC081000 is a low power, high performance CMOS
analog-to-digital converter that digitizes signals to 8 bits
resolution at sampling rates up to 1.6 GSPS. Consuming a
typical 1.4 Watts at 1 GSPS from a single 1.9 Volt supply,
this device is guaranteed to have no missing codes over the
full operating temperature range. The unique folding and
interpolating architecture, the fully differential comparator
design, the innovative design of the internal sample-and-
hold amplifier and the self-calibration scheme enable a very
flat response of all dynamic parameters beyond Nyquist,
producing a high 7.5 ENOB with a 500 MHz input signal and
a 1 GHz sample rate. Output formatting is offset binary and
the LVDS digital outputs are compliant with IEEE 1596.3-
1996, with the exception of a reduced common mode volt-
age of 0.8V.
The converter has a 1:2 demultiplexer that feeds two LVDS
buses, reducing the output data rate on each bus to half the
sampling rate. The data on these buses are interleaved in
time to provide a 500 MHz output rate per bus and a com-
bined output rate of 1 GSPS.
The converter typically consumes less than 10 mW in the
Power Down Mode and is available in a 128-lead, thermally
enhanced exposed pad LQFP and operates over the indus-
trial (-40˚C TA +85˚C) temperature range.
Features
n Internal Sample-and-Hold
n Single +1.9V ±0.1V Operation
n Adjustable Output Levels
n Guaranteed No Missing Codes
n Low Power Standby Mode
Key Specifications
n Resolution
n Max Conversion Rate
n ENOB @ 500 MHz Input
n DNL
n Conversion Latency
n Power Consumption
— Operating
— Power Down Mode
Applications
n Direct RF Down Conversion
n Digital Oscilloscopes
n Satellite Set-top boxes
n Communications Systems
n Test Instrumentation
8 Bits
1 GSPS (min)
7.5 Bits (typ)
±0.25 LSB (typ)
7 and 8 Clock Cycles
1.45 W (typ)
9 mW (typ)
Block Diagram
© 2004 National Semiconductor Corporation DS200681
20068153
www.national.com
Direct download click here

 

Share Link : 

All Rights Reserved © datasheetbank.com 2014 - 2019 [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]