datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

AD9869 View Datasheet(PDF) - Analog Devices

Part Name
Description
View to exact match
AD9869 Datasheet PDF : 36 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
Table 20 shows the SPI registers pertaining to the ADC.
Table 20. SPI Registers for Rx ADC
Address (Hex)
Bit Description
0x04
4
ADC clock from PLL.
0x07
4
ADC low power mode.
0x13
2:0 ADC power bias adjust.
AD9869
AGC TIMING CONSIDERATIONS
When implementing a digital AGC timing loop, it is important
to consider the Rx path latency and settling time of the Rx path
in response to a change in gain setting. While the RxPGA
settling time may also show a slight dependency on the LPF
cutoff frequency, the ADC pipeline delay, along with the ADIO
bus interface, presents a more significant delay. The amount of
delay or latency is dependent on whether a half-duplex or full-
duplex is selected. An impulse response at the RxPGA input can
be observed after 10.0 ADC clock cycles (1/fADC) in the case of a
half-duplex interface, and 10.5 ADC clock cycles in the case of a
full-duplex interface. This latency, along with the RxPGA settling
time, should be considered to ensure stability of the AGC loop.
Rev. 0 | Page 27 of 36
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]