datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

AD9713BBN View Datasheet(PDF) - Analog Devices

Part Name
Description
View to exact match
AD9713BBN
ADI
Analog Devices ADI
AD9713BBN Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
AD9712B/AD9713B
Parameter (Conditions)
Temp
Test
Level Min
AD9712B
All Grades
Typ
Max
AD9713B
All Grades
Min Typ
Max
Units
POWER SUPPLY13
Positive Supply Current (+5.0 V)
+25°C
I
Full
VI
Negative Supply Current (–5.2 V)14
+25°C
I
Full
VI
Nominal Power Dissipation
+25°C
V
Power Supply Rejection Radio (PSRR)15
+25°C
I
140
178
183
728
30
100
6
12
14
145
184
188
784
30
100
mA
mA
mA
mA
mW
µA/V
NOTES
1Measured as error in ratio of full-scale current to current through R SET (160 µA nominal); ratio is nominally 128.
2Full-scale variations among devices are higher when driving REFERENCE INPUT directly.
3Frequency at which the gain is flat ± 0.5 dB; RL = 50 ; 50% modulation at midscale.
4Based on IFS = 128 (VREF/RSET) when using internal amplifier.
5Data registered into DAC accurately at this rate; does not imply settling to 12-bit accuracy.
6Measured as voltage settling at midscale transition to ± 0.024%, RL = 50 .
7Measured as the time between the 50% point of the falling edge of LATCH ENABLE and the point where the output signal has left a 1 LSB error band
around its previous value.
8Peak glitch impulse is measured as the largest area under a single positive or negative transient.
9Measured with RL = 50 and DAC operating in latched mode.
10Data must remain stable for specified time prior to falling edge of LATCH ENABLE signal.
11Data must remain stable for specified time after rising edge of LATCH ENABLE signal.
12SFDR is defined as the difference in signal energy between the fundamental and worst case spurious frequencies in the output spectrum window, which is
centered at the fundamental frequency and covers the indicated span.
13Supply voltages should remain stable within ± 5% for normal operation.
14108 mA typ on Digital –VS, 37 mA typ on Analog –VS.
15Measured at ± 5% of +VS (AD9713B only) and –VS (AD9712B or AD9713B) using external reference.
Specifications subject to change without notice.
ABSOLUTE MAXIMUM RATINGS1
Positive Supply Voltage (+VS) (AD9713B Only) . . . . . . . +6 V
Negative Supply Voltage (–VS) . . . . . . . . . . . . . . . . . . . . . –7 V
Analog-to-Digital Ground Voltage Differential . . . . . . . . 0.5 V
Digital Input Voltages (D1–D12, LATCH ENABLE)
AD9712B . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 V to –VS
AD9713B . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to +VS
Internal Reference Output Current . . . . . . . . . . . . . . . . 500 µA
Control Amplifier Input Voltage Range . . . . . . . . . 0 V to –4 V
Control Amplifier Output Current . . . . . . . . . . . . . . . ± 2.5 mA
Reference Input Voltage Range (VREF) . . . . . . . . . . . 0 V to –VS
Analog Output Current . . . . . . . . . . . . . . . . . . . . . . . . . 30 mA
Operating Temperature Range
AD9712B/AD9713BAN/AP/BN/BP . . . . . . . –25°C to +85°C
AD9712B/AD9713BSE/SQ/TE/TQ . . . . . . –55°C to +125°C
Maximum Junction Temperature2
AD9712B/AD9713BAN/AP/BN/BP . . . . . . . . . . . . . +150°C
AD9712B/AD9713BSE/SQ/TE/TQ . . . . . . . . . . . . . +175°C
Lead Temperature (Soldering, 10 sec) . . . . . . . . . . . . . +300°C
Storage Temperature Range . . . . . . . . . . . . . –65°C to +150°C
Model
AD9712BAN
AD9712BBN
AD9712BAP
AD9712BBP
AD9712BSQ/883B
AD9712BSE/883B
AD9712BTQ/883B
AD9712BTE/883B
AD9713BAN
AD9713BBN
AD9713BAP
AD9713BBP
AD9713BSQ/883B
AD9713BSE/883B
AD9713BTQ/883B
AD9713BTE/883B
ORDERING GUIDE
Temperature
Range
–25°C to +85°C
–25°C to +85°C
–25°C to +85°C
–25°C to +85°C
–55°C to +125°C
–55°C to +125°C
–55°C to +125°C
–55°C to +125°C
–25°C to +85°C
–25°C to +85°C
–25°C to +85°C
–25°C to +85°C
–55°C to +125°C
–55°C to +125°C
–55°C to +125°C
–55°C to +125°C
Package
Description
Package
Option
28-Pin PDIP
28-Pin PDIP
28-Pin PLCC
28-Pin PLCC
28-Pin Cerdip
28-Pin LCC
28-Pin Cerdip
28-Pin LCC
28-Pin PDIP
28-Pin PDIP
28-Pin PLCC
28-Pin PLCC
28-Pin Cerdip
28-Pin LCC
28-Pin Cerdip
28-Pin LCC
N-28
N-28
P-28A
P-28A
Q-28
E-28A
Q-28
E-28A
N-28
N-28
P-28A
P-28A
Q-28
E-28A
Q-28
E-28A
NOTES
1Absolute maximum ratings are limiting values to be applied individually, and
beyond which the serviceability of the circuit may be impaired. Functional
operability is not necessarily implied. Exposure to absolute maximum rating
conditions for an extended period of time may affect device reliability.
2Typical thermal impedances with parts soldered in place: 28-pin plastic DIP:
θJA = 37°C/W, θJC = 10°C/W; 28-pin PLCC: θJA = 44°C/W, θJC = 14°C/W;
Cerdip: θJA = 32°C/W, θJC = 10°C/W; LCC: θJA = 41°C/W, θJC = 13°C/W. No air
flow.
EXPLANATION OF TEST LEVELS
Test Level
I – 100% production tested.
II – 100% production tested at +25°C, and sample tested at
specified temperatures.
III – Sample tested only.
IV – Parameter is guaranteed by design and characterization
testing.
V – Parameter is a typical value only.
VI – All devices are 100% tested at +25°C. 100% production
tested at temperature extremes for extended tempera-
ture devices; sample tested at temperature extremes for
commercial/industrial devices.
REV. B
–3–
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]