datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

AD96687 View Datasheet(PDF) - Analog Devices

Part Name
Description
View to exact match
AD96687
ADI
Analog Devices ADI
AD96687 Datasheet PDF : 6 Pages
1 2 3 4 5 6
AD96685/AD96687
Pin Name
+VS
NONINVERTING INPUT
INVERTING INPUT
LATCH ENABLE
LATCH ENABLE
–VS
Q
Q
GROUND 1
GROUND 2
FUNCTIONAL DESCRIPTION
Description
Positive supply terminal, nominally +5.0 V.
Noninverting analog input of the differential input stage. The NONINVERTING INPUT must be
driven in conjunction with the INVERTING INPUT.
Inverting analog input of the differential input stage. The INVERTING INPUT must be driven in
conjunction with the NONINVERTING INPUT.
In the “compare” mode (logic HIGH), the output will track changes at the input of the compara-
tor. In the “latch” mode (logic LOW), the output will reflect the input state just prior to the
comparator being placed in the “latch” mode. LATCH ENABLE must be driven in conjunction
with LATCH ENABLE for the AD96687.
In the “compare” mode (logic LOW), the output will track changes at the input of the comparator.
In the “latch” mode (logic HIGH), the output will reflect the input state just prior to the compara-
tor being placed in the “latch” mode. LATCH ENABLE must be driven in conjunction with
LATCH ENABLE for the AD96687.
Negative supply terminal, nominally –5.2 V.
One of two complementary outputs. Q will be at logic HIGH if the analog voltage at the
NONINVERTING INPUT is greater than the analog voltage at the INVERTING INPUT (pro-
vided the comparator is in the “compare” mode). See LATCH ENABLE and LATCH ENABLE
(AD96687 only) for additional information.
One of two complementary outputs. Q will be at logic LOW if the analog voltage at the
NONINVERTING INPUT is greater than the analog voltage at the INVERTING INPUT
(provided the comparator is in the “compare” mode). See LATCH ENABLE and LATCH EN-
ABLE (AD96687 only) for additional information.
One of two grounds, but primarily associated with the digital ground. Both grounds should be con-
nected together near the comparator.
One of two grounds, but primarily associated with the analog ground. Both grounds should be con-
nected together near the comparator.
AD96685BQ/TQ/BR
PIN DESIGNATIONS
AD96687BQ/TQ/BR
NC = NO CONNECT
AD96685BP
AD96685BH
AD96687BP
REV. C
NC = NO CONNECT
–3–
NC = NO CONNECT
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]