datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

AD96685 View Datasheet(PDF) - Analog Devices

Part Name
Description
View to exact match
AD96685
ADI
Analog Devices ADI
AD96685 Datasheet PDF : 6 Pages
1 2 3 4 5 6
AD96685/AD96687–SPECIFICATIONS
ABSOLUTE MAXIMUM RATINGS1
EXPLANATION OF TEST LEVELS
Positive Supply Voltage (+VS) . . . . . . . . . . . . . . . . . . . . +6.5 V
Negative Supply Voltage (–VS) . . . . . . . . . . . . . . . . . . . –6.5 V
Input Voltage Range2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . ± 5 V
Differential Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . 5.5 V
Test Level
I – 100% production tested.
II – 100% production tested at +25°C, and sample tested at
specified temperatures.
Latch Enable Voltage . . . . . . . . . . . . . . . . . . . . . . . . –VS to 0 V
Output Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 mA
Operating Temperature Range3
AD96685/87/BH/BQ/BP/BR . . . . . . . . . . . . –25°C to +85°C
AD96685/87/TQ . . . . . . . . . . . . . . . . . . . . –55°C to +125°C
III – Sample tested only.
IV – Parameter is guaranteed by design and characterization
testing.
V – Parameter is a typical value only.
Storage Temperature Range . . . . . . . . . . . . . –55°C to +150°C VI – All devices are 100% production tested at +25°C; 100%
Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . +175°C
Lead Soldering Temperature (10 sec) . . . . . . . . . . . . . +300°C
production tested at temperature extremes for extended
temperature devices; sample tested at temperature ex-
tremes for commercial/industrial devices.
ELECTRICAL CHARACTERISTICS (Positive Supply Voltage = +5.0 V; Negative Supply Voltage = –5.2 V, unless otherwise noted)
Parameter
Industrial Temp. Range –25؇C to +85؇C Military Temp. Range –55؇C to +125؇C
Test AD96685BH/BQ/BP/BR AD96687BQ/BP/BR AD96685TQ
AD96687TQ
Temp Level Min Typ Max Min Typ Max Min Typ Max Min Typ Max Units
INPUT CHARACTERISTICS
Input Offset Voltage4
Input Offset Drift
Input Bias Current
Input Offset Current
Input Resistance
Input Capacitance
Input Voltage Ranges
Common-Mode Rejection Ratio
+25°C I
Full VI
Full V
+25°C I
Full VI
+25°C I
Full VI
+25°C V
+25°C V
Full VI
Full VI
1
2
12
12
12
mV
3
3
3
3
mV
20
20
20
20
µV/°C
7
10
7 10
7 10
7 10 µA
13
13
16
16 µA
0.1 1.0
0.1 1.0
0.1 1.0
0.1 1.0 µA
1.2
1.2
1.2
1.2 µA
200
200
200
200
k
2
2
2
2
pF
–2.5
+5.0 –2.5
+5.0 –2.5
+5.0 –2.5
+5.0 V
80
90
80 90
80 90
80 90
dB
ENABLE INPUT
Logic “1” Voltage
Logic “0” Voltage
Logic “1” Current
Logic “0” Current
DIGITAL OUTPUTS6
Logic “1” Voltage
Logic “0” Voltage
Full VI –1.1
Full VI
Full VI
Full VI
Full VI –1.1
Full VI
–1.1
–1.5
40
5
–1.1
–1.5
–1.1
–1.5
40
5
–1.1
–1.5
–1.1
–1.5
40
5
–1.1
–1.5
V
–1.5 V
40 µA
5
µA
V
–1.5 V
SWITCHING PERFORMANCES
Propagation Delays7
Input to Output HIGH
Input to Output LOW
Latch Enable to Output HIGH
Latch Enable to Output LOW
Dispersions8
Latch Enable
Minimum Pulse Width
Minimum Setup Time
Minimum Hold Time
+25°C IV
+25°C IV
+25°C IV
+25°C IV
+25°C V
+25°C IV
+25°C IV
+25°C IV
2.5 3.5
2.5 3.5
2.5 3.5
2.5 3.5
50
2.0 3.0
0.5 1.0
0.5 1.0
2.5 3.5
2.5 3.5
2.5 3.5
2.5 3.5
50
2.0 3.0
0.5 1.0
0.5 1.0
2.5 3.5
2.5 3.5
2.5 3.5
2.5 3.5
50
2.0 3.0
0.5 1.0
0.5 1.0
2.5 3.5 ns
2.5 3.5 ns
2.5 3.5 ns
2.5 3.5 ns
50
ps
2.0 3.0 ns
0.5 1.0 ns
0.5 1.0 ns
POWER SUPPLY9
Positive Supply Current (+5.0 V) Full VI
Negative Supply Current (–5.2 V) Full VI
Power Supply Rejection Ratio10 Full VI 60
8
9
15 18
70
15 18
31 36
60 70
89
15 18
60 70
15 18 mA
31 36 mA
60 70
dB
NOTES
1Absolute maximum ratings are limiting values, may be applied individually, and beyond which serviceability
of the circuit may be impaired. Functional operation under any of these conditions is not necessarily implied.
Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
2Under no circumstances should the input voltages exceed the supply voltages .
3Typical thermal impedances . . .
AD96685 Metal Can
AD96685 Ceramic
AD96685 SOIC
AD96685 PLCC
AD96687 Ceramic
AD96687 SOIC
AD96687 PLCC
θJA = 172°C/W; θJC = 52°C/W
θJA = 115°C/W; θJC = 57°C/W
θJA = 170°C/W; θJC = 60°C/W
θJA = 88°C/W; θJC = 45°C/W
θJA = 115°C/W; θJC = 57°C/W
θJA = 92°C/W; θJC = 47°C/W
θJA = 81°C/W; θJC = 45°C/W
4RS = 100 .
5Input Voltage Range can be extended to –3.3 V if –VS = –6.0 V.
6Outputs terminated through 50 to –2.0 V.
7Propagation delays measured with 100 mV pulse (10 mV overdrive), to
50% transition point of the output.
8Change in propagation Delay from 100 mV to 1 V input overdrive.
9Supply voltages should remain stable within ± 5% for normal operation.
10Measured at ± 5% of +VS and –VS.
Specifications subject to change without notice.
–2–
REV. C
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]