datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

AD9653-125EBZ View Datasheet(PDF) - Analog Devices

Part Name
Description
View to exact match
AD9653-125EBZ Datasheet PDF : 40 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
AD9653
Data Sheet
SWITCHING SPECIFICATIONS
AVDD = 1.8 V, DRVDD = 1.8 V, unless otherwise noted.
Table 6.
Parameter1, 2
CLOCK3
Input Clock Rate
Conversion Rate
Clock Pulse Width High (tEH)
Clock Pulse Width Low (tEL)
OUTPUT PARAMETERS3
Propagation Delay (tPD)
Rise Time (tR) (20% to 80%)
Fall Time (tF) (20% to 80%)
FCO Propagation Delay (tFCO)
DCO Propagation Delay (tCPD)4
DCO to Data Delay (tDATA)4
DCO to FCO Delay (tFRAME) 4
Lane Delay (tLD)
Data to Data Skew (tDATA-MAX − tDATA-MIN)
Wake-Up Time (Standby)
Wake-Up Time (Power-Down)5
Pipeline Latency
APERTURE
Aperture Delay (tA)
Aperture Uncertainty (Jitter, tJ)
Out-of-Range Recovery Time
Temp
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
25°C
25°C
Full
25°C
25°C
25°C
Min
20
20
1.5
(tSAMPLE/16) − 300
(tSAMPLE/16) − 300
Typ
4.00
4.00
2.3
300
300
2.3
tFCO + (tSAMPLE/16)
(tSAMPLE/16)
(tSAMPLE/16)
90
±50
250
375
16
1
135
1
Max
1000
125
3.1
(tSAMPLE/16) + 300
(tSAMPLE/16) + 300
±200
Unit
MHz
MSPS
ns
ns
ns
ps
ps
ns
ns
ps
ps
ps
ps
ns
μs
Clock cycles
ns
fs rms
Clock cycles
1 See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for definitions and for details on how these tests were completed.
2 Measured on standard FR-4 material.
3 Can be adjusted via the SPI. The conversion rate is the clock rate after the divider.
4 tSAMPLE/16 is based on the number of bits in two LVDS data lanes. tSAMPLE = 1/fS.
5 Wake-up time is defined as the time required to return to normal operation from power-down mode.
Rev. 0 | Page 8 of 40
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]