AD9650-25EBZ View Datasheet(PDF) - Analog Devices

Part Name

Description

View to exact match

AD9650-25EBZ

16-Bit, 25 MSPS/65 MSPS/80 MSPS/105 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC)

Analog Devices 

AD9650

DIGITAL SPECIFICATIONS

AVDD = 1.8 V, DRVDD = 1.8 V, maximum sample rate, VIN = −1.0 dBFS differential input, 1.35 V internal reference, and DCS enabled, unless

otherwise noted.

Table 3.

Parameter

DIFFERENTIAL CLOCK INPUTS (CLK+, CLK−)

Logic Compliance

Internal Common-Mode Bias

Differential Input Voltage

Input Voltage Range

Input Common-Mode Range

High Level Input Current

Low Level Input Current

Input Capacitance

Input Resistance

SYNC INPUT

Logic Compliance

Internal Bias

Input Voltage Range

High Level Input Voltage

Low Level Input Voltage

High Level Input Current

Low Level Input Current

Input Capacitance

Input Resistance

LOGIC INPUT (CSB)1

High Level Input Voltage

Low Level Input Voltage

High Level Input Current

Low Level Input Current

Input Resistance

Input Capacitance

LOGIC INPUT (SCLK/DFS)2

High Level Input Voltage

Low Level Input Voltage

High Level Input Current (VIN = 1.8 V)

Low Level Input Current

Input Resistance

Input Capacitance

LOGIC INPUT/OUTPUT (SDIO/DCS)1

High Level Input Voltage

Low Level Input Voltage

High Level Input Current

Low Level Input Current

Input Resistance

Input Capacitance

LOGIC INPUTS (OEB, PDWN)2

High Level Input Voltage

Low Level Input Voltage

High Level Input Current (VIN = 1.8 V)

Low Level Input Current

Input Resistance

Input Capacitance

Temperature Min

Full

Full

0.3

Full

AGND

Full

0.9

Full

−100

Full

−100

Full

Full

8

Full

Full

AGND

Full

1.2

Full

AGND

Full

−100

Full

−100

Full

Full

12

Full

1.22

Full

0

Full

−10

Full

40

Full

Full

Full

1.22

Full

0

Full

−92

Full

−10

Full

Full

Full

1.22

Full

0

Full

−10

Full

38

Full

Full

Full

1.22

Full

0

Full

−90

Full

−10

Full

Full

Typ

Max

CMOS/LVDS/LVPECL

0.9

9

10

3.6

AVDD

1.4

+100

+100

12

CMOS

0.9

1

16

AVDD

AVDD

0.6

+100

+100

20

2.1

0.6

+10

132

26

2

2.1

0.6

−135

+10

26

2

2.1

0.6

+10

128

26

5

2.1

0.6

−134

+10

26

5

Unit

V

V p-p

V

V

μA

μA

pF

kΩ

V

V

V

V

μA

μA

pF

kΩ

V

V

μA

μA

kΩ

pF

V

V

μA

μA

kΩ

pF

V

V

μA

μA

kΩ

pF

V

V

μA

μA

kΩ

pF

Rev. 0 | Page 5 of 44

Share Link: