datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

AD9650-25EBZ View Datasheet(PDF) - Analog Devices

Part Name
Description
View to exact match
AD9650-25EBZ Datasheet PDF : 44 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
AD9650
ADC AC SPECIFICATIONS
AVDD = 1.8 V, DRVDD = 1.8 V, maximum sample rate, VIN = −1.0 dBFS differential input, 1.35 V internal reference, DCS disabled,
unless otherwise noted.
Table 2.
Parameter 1
SIGNAL-TO-NOISE RATIO (SNR)
fIN = 9.7 MHz
fIN = 30 MHz
fIN = 70 MHz
fIN = 141 MHz2
SIGNAL-TO-NOISE-AND-DISTORTION
(SINAD)
fIN = 9.7 MHz
fIN = 30 MHz
fIN = 70 MHz
fIN = 141 MHz2
EFFECTIVE NUMBER OF BITS (ENOB)
fIN = 9.7 MHz
fIN = 30 MHz
fIN = 70 MHz
fIN = 141 MHz2
WORST SECOND OR THIRD HARMONIC
fIN =9.7 MHz
fIN = 30 MHz
fIN = 70 MHz
fIN = 141 MHz
SPURIOUS-FREE DYNAMIC RANGE (SFDR)
fIN = 9.7 MHz
fIN = 30 MHz
fIN = 70 MHz
fIN = 141 MHz
WORST OTHER (HARMONIC OR SPUR)
fIN = 9.7 MHz
fIN = 30 MHz
fIN = 70 MHz
fIN = 141 MHz
TWO-TONE SFDR
fIN = 7.2 MHz (−7 dBFS ), 8.4 MHz
(−7 dBFS)
fIN = 25 MHz (−7 dBFS ), 30 MHz
(−7 dBFS)
fIN = 125 MHz (−7 dBFS ), 128 MHz
(−7 dBFS)
CROSSTALK 3
ANALOG INPUT BANDWIDTH
AD9650BCPZ-25
Temp Min Typ Max
25°C
83
25°C
81.5
Full 81.8
25°C
79.5
25°C
25°C
82.2
25°C
80
Full 81.5
25°C
78
25°C
25°C
13.5
25°C
13.0
25°C
12.7
25°C
25°C
−95
25°C
−85
Full
−91.5
25°C
−87
25°C
25°C
95
25°C
85
Full 91.5
25°C
87
25°C
25°C
−110
25°C
−102
Full
−97
25°C
−97
25°C
25°C
87
25°C
84
25°C
Full
−105
25°C
500
AD9650BCPZ-65 AD9650BCPZ-80 AD9650BCPZ-105
Min Typ Max Min Typ Max Min Typ Max Unit
83
82
81.5
81
79.5
83
82
81.6
81
80
82.5
82
80.5
80
80
dBFS
dBFS
dBFS
dBFS
dBFS
82
81.2
81
79.2
75
82
82
80.7
78.5
75.1
82
80.4
80
78.8
75.5
dBFS
dBFS
dBFS
dBFS
dBFS
13.5
13.5
13.2
13.2
13.0
13.0
12.9
13.0
13.3
Bits
13.2
Bits
13.0
Bits
12.3
Bits
−94
−93
−88
−86
−79
−95.5
−92
−87
−86
−79
−91
dBc
−90
dBc
−87 dBc
−92
dBc
−80
dBc
94
95.5
91
dBc
93
92
90
dBc
88
87
87
dBc
86
86
92
dBc
79
79
80
dBc
−105
−105
−97
−97
−97
−105
−105
−97
−97
−97
−100
dBc
−101
dBc
−94 dBc
−97
dBc
−88
dBc
90
83
−105
500
87
83
−105
500
87
84
−105
500
dBc
dBc
dBFS
MHz
1 See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for a complete set of definitions.
2 Measurements made with a divide-by-4 clock rate to minimize the effects of clock jitter on the SNR performance.
3 Crosstalk is measured with a 170 MHz tone at −1 dBFS on one channel and no input on the alternate channel.
Rev. 0 | Page 4 of 44
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]