AD9252 View Datasheet(PDF) - Analog Devices
Part Name
Description
View to exact match
AD9252 Datasheet PDF : 52 Pages
| |||
AD9252
Data Sheet
SWITCHING SPECIFICATIONS
AVDD = 1.8 V, DRVDD = 1.8 V, 2 V p-p differential input, 1.0 V internal reference, AIN = −0.5 dBFS, unless otherwise noted.
Table 4.
Parameter1
CLOCK2
Maximum Clock Rate
Minimum Clock Rate
Clock Pulse Width High (tEH)
Clock Pulse Width Low (tEL)
OUTPUT PARAMETERS2, 3
Propagation Delay (tPD)
Rise Time (tR) (20% to 80%)
Fall Time (tF) (20% to 80%)
FCO Propagation Delay (tFCO)
DCO Propagation Delay (tCPD)4
DCO to Data Delay (tDATA)4
DCO to FCO Delay (tFRAME)4
Data-to-Data Skew (tDATA-MAX − tDATA-MIN)
Wake-Up Time (Standby)
Wake-Up Time (Power-Down)
Pipeline Latency
APERTURE
Aperture Delay (tA)
Aperture Uncertainty (Jitter)
Out-of-Range Recovery Time
Temp Min
Full
50
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
25°C
25°C
Full
1.5
1.5
(tSAMPLE/28) − 300
(tSAMPLE/28) − 300
25°C
25°C
25°C
AD9252-50
Typ
10.0
10.0
2.3
300
300
2.3
tFCO + (tSAMPLE/28)
(tSAMPLE/28)
(tSAMPLE/28)
±50
600
375
8
750
<1
1
Max
10
3.1
3.1
(tSAMPLE/28) + 300
(tSAMPLE/28) + 300
±200
Unit
MSPS
MSPS
ns
ns
ns
ps
ps
ns
ns
ps
ps
ps
ns
μs
CLK cycles
ps
ps rms
CLK cycles
1 See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for a complete set of definitions and how these tests were completed.
2 Can be adjusted via the SPI.
3 Measurements were made using a part soldered to FR-4 material.
4 tSAMPLE/28 is based on the number of bits divided by 2 because the delays are based on half duty cycles.
Rev. E | Page 6 of 52
|
|
Share Link: 