datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

AD9252 View Datasheet(PDF) - Analog Devices

Part Name
Description
View to exact match
AD9252 Datasheet PDF : 52 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
Data Sheet
CLOCK INPUT CONSIDERATIONS
For optimum performance, the AD9252 sample clock inputs
(CLK+ and CLK−) should be clocked with a differential signal.
This signal is typically ac-coupled into the CLK+ and CLK− pins
via a transformer or capacitors. These pins are biased internally
and require no additional biasing.
Figure 40 shows the preferred method for clocking the AD9252.
The low jitter clock source is converted from single-ended to
differential using an RF transformer. The back-to-back Schottky
diodes across the secondary transformer limit clock excursions
into the AD9252 to approximately 0.8 V p-p differential. This
helps prevent the large voltage swings of the clock from feeding
through to other portions of the AD9252, and it preserves the
fast rise and fall times of the signal, which are critical to low
jitter performance.
CLK+
0.1µF
Mini-Circuits®
ADT1-1WT, 1:1Z
0.1µF
XFMR
50Ω 100Ω
0.1µF
0.1µF
SCHOTTKY
DIODES:
HSM2812
CLK+
ADC
AD9252
CLK–
Figure 40. Transformer-Coupled Differential Clock
Another option is to ac-couple a differential PECL signal to the
sample clock input pins as shown in Figure 41. The AD9510/
AD9511/AD9512/AD9513/AD9514/AD9515 family of clock
drivers offers excellent jitter performance.
CLK+
CLK–
501
AD9510/AD9511/
AD9512/AD9513/
AD9514/AD9515
0.1µF
CLK
0.1µF
PECL DRIVER
0.1µF
CLK
501
240
100
0.1µF
240
CLK+
ADC
AD9252
CLK–
150Ω RESISTORS ARE OPTIONAL.
Figure 41. Differential PECL Sample Clock
CLK+
CLK–
50Ω1
0.1µF
AD9510/AD9511/
AD9512/AD9513/
AD9514/AD9515
CLK
LVDS DRIVER
0.1µF
CLK
50Ω1
0.1µF
100Ω
0.1µF
CLK+
ADC
AD9252
CLK–
150Ω RESISTORS ARE OPTIONAL.
Figure 42. Differential LVDS Sample Clock
AD9252
In some applications, it is acceptable to drive the sample clock
inputs with a single-ended CMOS signal. In such applications,
CLK+ should be driven directly from a CMOS gate, and the
CLK− pin should be bypassed to ground with a 0.1 μF capacitor
in parallel with a 39 kΩ resistor (see Figure 43). Although the
CLK+ input circuit supply is AVDD (1.8 V), this input is
designed to withstand input voltages of up to 3.3 V, making the
selection of the drive logic voltage very flexible.
CLK+
0.1µF
501
0.1µF
AD9510/AD9511/
AD9512/AD9513/
AD9514/AD9515
CLK
CMOS DRIVER
CLK
OPTIONAL
100
0.1µF
CLK+
ADC
AD9252
0.1µF
39k
CLK–
150Ω RESISTOR IS OPTIONAL.
Figure 43. Single-Ended 1.8 V CMOS Sample Clock
CLK+
0.1µF
501
0.1µF
AD9510/AD9511/
AD9512/AD9513/
AD9514/AD9515
CLK
CMOS DRIVER
CLK
OPTIONAL
100Ω
0.1µF
CLK+
ADC
AD9252
0.1µF
CLK–
150Ω RESISTOR IS OPTIONAL.
Figure 44. Single-Ended 3.3 V CMOS Sample Clock
Clock Duty Cycle Considerations
Typical high speed ADCs use both clock edges to generate a
variety of internal timing signals. As a result, these ADCs may
be sensitive to the clock duty cycle. Commonly, a 5% tolerance is
required on the clock duty cycle to maintain dynamic performance
characteristics. The AD9252 contains a duty cycle stabilizer (DCS)
that retimes the nonsampling edge, providing an internal clock
signal with a nominal 50% duty cycle. This allows a wide range
of clock input duty cycles without affecting the performance of
the AD9252. When the DCS is on, noise and distortion perfor-
mance are nearly flat for a wide range of duty cycles. However,
some applications may require the DCS function to be off. If so,
keep in mind that the dynamic range performance can be affected
when operated in this mode. See the Memory Map section for
more details on using this feature.
The duty cycle stabilizer uses a delay-locked loop (DLL) to
create the nonsampling edge. As a result, any changes to the
sampling frequency require approximately eight clock cycles
to allow the DLL to acquire and lock to the new rate.
Rev. E | Page 19 of 52
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]