datasheetbank_Logo   Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
Part Name :   

AD9115-EBZ View Datasheet(PDF) - Analog Devices

Part NameDescriptionManufacturer
AD9115-EBZ Dual, 8-/10-/12-/14-Bit Low Power Digital-to-Analog Converters ADI
Analog Devices ADI
AD9115-EBZ Datasheet PDF : 48 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
AD9114/AD9115/AD9116/AD9117
DB5 1
DB4 2
DB3 3
DB2 4
DVDDIO 5
DVSS 6
DVDD 7
DB1 8
(LSB) DB0 9
NC 10
PIN 1
INDICATOR
AD9114
TOP VIEW
(Not to Scale)
30 RLIN
29 IOUTP
28 IOUTN
27 RL2N
26 AVDD
25 AVSS
24 RL1P
23 QOUTP
22 QOUTN
21 RL1N
NC = NO CONNECT
NOTES
1. THE HEAT SINK PAD IS CONNECTED TO AVSS AND
MUST BE SOLDERED TO THE GROUND PLANE.
EXPOSED METAL AT PACKAGE CORNERS IS
CONNECTED TO THIS PAD.
Figure 5. AD9114 Pin Configuration
Table 10. AD9114 Pin Function Descriptions
Pin No. Mnemonic
Description
1 to 4
DB[5:2]
Digital Inputs.
5
DVDDIO
Digital I/O Supply Voltage (1.8 V to 3.3 V Nominal).
6
DVSS
Digital Common.
7
DVDD
Digital Core Supply Voltage (1.8 V to 3.3 V).
8
DB1
Digital Inputs.
9
DB0 (LSB)
Digital Input (LSB).
10 to 15 NC
No Connect. These pins are not connected to the chip.
16
DCLKIO
Data Input/Output Clock. Clock used to qualify input data.
17
CVDD
Sampling Clock Supply Voltage (1.8 V to 3.3 V). CVDD must be ≥ DVDD.
18
CLKIN
LVCMOS Sampling Clock Input.
19
CVSS
Sampling Clock Supply Voltage Common.
20
CMLQ
Q DAC Output Common-Mode Level.
21
RL1N
Load Resistor (62.5 Ω) to the CMLQ Pin.
22
QOUTN
Complementary Q DAC Current Output. Full-scale current is sourced when all data bits are 0s.
23
QOUTP
Q DAC Current Output. Full-scale current is sourced when all data bits are 1s.
24
RL1P
Load Resistor (62.5 Ω) to the CMLQ Pin.
25
AVSS
Analog Common.
26
AVDD
Analog Supply Voltage (1.8 V to 3.3 V).
27
RL2N
Load Resistor (62.5 Ω) to the CMLI Pin.
28
IOUTN
Complementary I DAC Current Output. Full-scale current is sourced when all data bits are 0s.
29
IOUTP
I DAC Current Output. Full-scale current is sourced when all data bits are 1s.
30
RLIN
Load Resistor (62.5 Ω) to the CMLI Pin.
31
CMLI
I DAC Output Common-Mode Level.
32
FSADJQ/AUXQ Full-Scale Current Output Adjust for Q DAC. Connect to AVSS through a resistor.
Auxiliary Q DAC Output When Internal On-Chip, RSET, is Enabled.
33
FSADJI/AUXI Full-Scale Current Output Adjust for I DAC. Connect to AVSS through a resistor.
Auxiliary I DAC Output When Internal On-Chip, RSET, is Enabled.
34
REFIO
Reference Input/Output. Serves as a reference input when the internal reference is disabled. Provides a 1.0 V
reference output when in internal reference mode (a 0.1 μF capacitor to AVSS is required).
35
RESET/PINMD Reset. In SPI mode, pulse RESET high to reset SPI registers to default values.
Pin Mode. A constant Logic 1 puts the device into pin mode.
Rev. 0 | Page 15 of 48
Direct download click here
 

Share Link : ADI
All Rights Reserved © datasheetbank.com 2014 - 2019 [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]