datasheetbank_Logo    Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
Part Name :

AD7813YNZ View Datasheet(PDF) - Analog Devices

Part NameAD7813YNZ ADI
Analog Devices ADI
Description2.7 V to 5.5 V, 400 kSPS 8-/10-Bit Sampling ADC
AD7813YNZ Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
AD7813
During the acquisition phase the sampling capacitor must be
charged to within a 1/2 LSB of its final value. The time it takes
to charge the sampling capacitor (TCHARGE) is given by the
following formula:
TCHARGE = 7.6 × (R2 + 125 ) × 3.5 pF
For small values of source impedance, the settling time associ-
ated with the sampling circuit (100 ns) is, in effect, the acquisi-
tion time of the ADC. For example, with a source impedance
(R2) of 10 the charge time for the sampling capacitor is
approximately 4 ns. The charge time becomes significant for
source impedances of 2 kand greater.
AC Acquisition Time
In ac applications it is recommended to always buffer analog
input signals. The source impedance of the drive circuitry must
be kept as low as possible to minimize the acquisition time of
the ADC. Large values of source impedance will cause the
THD to degrade at high throughput rates.
ADC TRANSFER FUNCTION
The output coding of the AD7813 is straight binary. The
designed code transitions occur at successive integer LSB values
(i.e., 1 LSB, 2 LSBs, etc.). The LSB size is = VREF/1024. The
ideal transfer characteristic for the AD7813 is shown in Figure 7.
111...111
111...110
111...000
011...111
1LSB = VREF/1024
000...010
000...001
000...000
0V 1LSB
+VREF1LSB
ANALOG INPUT
Figure 7. Transfer Characteristic
POWER-UP TIMES
The AD7813 has a 1.5 µs power-up time. When VDD is first
connected, the AD7813 is in a low current mode of operation.
In order to carry out a conversion the AD7813 must first be
powered up. The ADC is powered up by a rising edge on an
internally generated CONVST signal, which occurs as a result
of a rising edge on the external CONVST pin. The rising edge
of the external CONVST signal initiates a 1.5 µs pulse on the
internal CONVST signal. This pulse is present to ensure the
part has enough time to power up before a conversion is initi-
ated, as a conversion is initiated on the falling edge of gated
CONVST. See Timing and Control section. Care must be taken
to ensure that the CONVST pin of the AD7813 is logic low
when VDD is first applied.
When operating in Mode 2, the ADC is powered down at the
end of each conversion and powered up again before the next
conversion is initiated. (See Figure 8.)
VDD
EXT CONVST
INT CONVST
t POWER-UP
1.5s
MODE 1
VDD
EXT CONVST
INT CONVST
t POWER-UP
1.5s
MODE 2
t POWER-UP
1.5s
Figure 8. Power-Up Times
POWER VS. THROUGHPUT RATE
By operating the AD7813 in Mode 2, the average power con-
sumption of the AD7813 decreases at lower throughput rates.
Figure 9 shows how the Automatic Power-Down is implemented
using the external CONVST signal to achieve the optimum
power performance for the AD7813. The AD7813 is operated
in Mode 2, and the duration of the external CONVST pulse is
set to be equal to or less than the power-up time of the device.
As the throughput rate is reduced, the device remains in its power-
down state longer and the average power consumption over time
drops accordingly.
EXT CONVST
INT CONVST
t POWER-UP
1.5s t CONVERT
2.3s
POWER-DOWN
t CYCLE
100s @ 10kSPS
Figure 9. Automatic Power-Down
For example, if the AD7813 is operated in a continuous sam-
pling mode, with a throughput rate of 10 kSPS, the power con-
sumption is calculated as follows. The power dissipation during
normal operation is 10.5 mW, VDD = 3 V. If the power-up time
is 1.5 µs and the conversion time is 2.3 µs, the AD7813 can then
be said to dissipate 10.5 mW for 3.8 µs (worst-case) during each
conversion cycle. If the throughput rate is 10 kSPS, the cycle
time is 100 µs and the average power dissipated during each
cycle is (3.8/100) × (10.5 mW) = 400 µW.
REV. C
7
Direct download click here
 

GENERAL DESCRIPTION
The AD7813 is a high-speed, microprocessor-compatible, 8-/10-bit analog-to-digital converter with a maximum throughput of 400 kSPS. The converter operates off a single 2.7 V to 5.5 V supply and contains a 2.3 µs successive approximation A/D converter, track/hold circuitry, on-chip clock oscillator and 8-bit wide parallel interface. The parallel interface is designed to allow easy interfacing to microprocessors and DSPs. The 10-bit conversion result is read by carrying out two 8-bit read opera tions. The first read operation accesses the 8 MSBs of the ADC conversion result and the second read accesses the 2 LSBs. Using only address decoding logic the AD7813 is easily mapped into the microprocessor address space.

FEATURES
   8-/10-Bit ADC with 2.3 μs Conversion Time
   On-Chip Track and Hold
   Operating Supply Range: 2.7 V to 5.5 V
   Specifications at 2.7 V–3.6 V and 5 V  10%
   8-Bit Parallel Interface
      8-Bit + 2-Bit Read
   Power Performance
      Normal Operation
         10.5 mW, VDD = 3 V
      Automatic Power-Down
         34.6 μW @ 1 kSPS, VDD = 3 V
   Analog Input Range: 0 V to VREF
   Reference Input Range: 1.2 V to VDD

Share Link : ADI
All Rights Reserved © datasheetbank.com 2014 - 2018 [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]