datasheetbank_Logo    Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
Part Name :

AD7813YNZ View Datasheet(PDF) - Analog Devices

Part NameAD7813YNZ ADI
Analog Devices ADI
Description2.7 V to 5.5 V, 400 kSPS 8-/10-Bit Sampling ADC
AD7813YNZ Datasheet PDF : 12 Pages
First Prev 11 12
AD7813
MICROPROCESSOR INTERFACING
The parallel port on the AD7813 allows the device to be inter-
faced to a range of many different microcontrollers. This section
explains how to interface the AD7813 with some of the more
common microcontroller parallel interface protocols.
AD7813 to 8051
Figure 16 shows a parallel interface between the AD7813 and
the 8051 microcontroller. The BUSY signal on the AD7813 pro-
vides an interrupt request to the 8051 when a conversion begins.
Port 0 of the 8051 may serve as an input or output port, or as in
this case when used together, may be used as a bidirectional
low-order address and data bus. The address latch enable out-
put of the 8051 is used to latch the low byte of the address dur-
ing accesses to the device, while the high-order address byte is
supplied from Port 2. Port 2 latches remain stable when the
AD7813 is addressed, as they do not have to be turned around
(set to 1) for data input as is the case for Port 0.
8051*
DB0DB7
AD0AD7
ALE
A8A15
RD
INT
LATCH
DECODER
AD7813*
CS
RD
BUSY
*ADDITIONAL PINS OMITTED FOR CLARITY
Figure 16. Interfacing to the 8051
AD7813 to PIC16C6x/7x
Figure 17 shows a parallel interface between the AD7813 and the
PIC16C64/65/74. The BUSY signal on the AD7813 provides
an interrupt request to the microcontroller when a conversion
begins. Of the PIC16C6x/7x range of microcontrollers only the
PIC16C64/65/74 can provide the option of a parallel slave port.
Port D of the microcontroller will operate as an 8-bit wide
parallel slave port when control bit PSPMODE in the TRISE
register is set. Setting PSPMODE enables the port pin RE0
to be the RD output and RE2 to be the CS output. For this
functionality, the corresponding data direction bits of the
TRISE register must be configured as outputs (reset to 0).
See PIC16/17 Microcontroller User Manual.
PSP0PSP7
PIC16C6x/7x*
CS
DB0DB7
AD7813*
CS
RD
RD
INT
BUSY
*ADDITIONAL PINS OMITTED FOR CLARITY
Figure 17. Interfacing to the PIC16C6x/7x
AD7813 to ADSP-21xx
Figure 18 shows a parallel interface between the AD7813 and
the ADSP-21xx series of DSPs. As before, the BUSY signal on
the AD7813 provides an interrupt request to the DSP when a
conversion begins.
D7D0
DB0DB7
A13A0
ADSP-21xx*
DMS
RD
IRQ
ADDRESS
DECODE
LOGIC
EN
AD7813*
CS
RD
BUSY
*ADDITIONAL PINS OMITTED FOR CLARITY
Figure 18. Interfacing to the ADSP-21xx
10
REV. C
Direct download click here

GENERAL DESCRIPTION
The AD7813 is a high-speed, microprocessor-compatible, 8-/10-bit analog-to-digital converter with a maximum throughput of 400 kSPS. The converter operates off a single 2.7 V to 5.5 V supply and contains a 2.3 µs successive approximation A/D converter, track/hold circuitry, on-chip clock oscillator and 8-bit wide parallel interface. The parallel interface is designed to allow easy interfacing to microprocessors and DSPs. The 10-bit conversion result is read by carrying out two 8-bit read opera tions. The first read operation accesses the 8 MSBs of the ADC conversion result and the second read accesses the 2 LSBs. Using only address decoding logic the AD7813 is easily mapped into the microprocessor address space.

FEATURES
   8-/10-Bit ADC with 2.3 μs Conversion Time
   On-Chip Track and Hold
   Operating Supply Range: 2.7 V to 5.5 V
   Specifications at 2.7 V–3.6 V and 5 V  10%
   8-Bit Parallel Interface
      8-Bit + 2-Bit Read
   Power Performance
      Normal Operation
         10.5 mW, VDD = 3 V
      Automatic Power-Down
         34.6 μW @ 1 kSPS, VDD = 3 V
   Analog Input Range: 0 V to VREF
   Reference Input Range: 1.2 V to VDD

Share Link : ADI
@ 2014 - 2018  [ Home ] [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]