datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

93AA56CXT-EPG View Datasheet(PDF) - Microchip Technology

Part Name
Description
View to exact match
93AA56CXT-EPG
Microchip
Microchip Technology Microchip
93AA56CXT-EPG Datasheet PDF : 0 Pages
93AA56A/B/C, 93LC56A/B/C, 93C56A/B/C
2.8 WRITE
The WRITE instruction is followed by 8 bits (If ORG is
low or A-version devices) or 16 bits (If ORG pin is high
or B-version devices) of data which are written into the
specified address. For 93AA56A/B/C and 93LC56A/B/C
devices, after the last data bit is clocked into DI, the
falling edge of CS initiates the self-timed auto-erase and
programming cycle. For 93C56A/B/C devices, the self-
timed auto-erase and programming cycle is initiated by
the rising edge of CLK on the last data bit.
The DO pin indicates the READY/BUSY status of the
device, if CS is brought high after a minimum of 250 ns
low (TCSL). DO at logical ‘0’ indicates that programming
is still in progress. DO at logical ‘1’ indicates that the
register at the specified address has been written with
the data specified and the device is ready for another
instruction.
Note:
Issuing a START bit and then taking CS low
will clear the READY/BUSY status from
DO.
FIGURE 2-8:
CS
WRITE TIMING FOR 93AA AND 93LC DEVICES
TCSL
CLK
DI
1
0
1
An ••• A0 Dx ••• D0
TSV
HIGH-Z
DO
BUSY
Twc
FIGURE 2-9:
CS
WRITE TIMING FOR 93C DEVICES
TCSL
READY
TCZ
HIGH-Z
CLK
DI
1
0
1
An ••• A0 Dx ••• D0
TSV
TCZ
HIGH-Z
DO
BUSY
READY
HIGH-Z
Twc
2003 Microchip Technology Inc.
DS21794B-page 9
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]