datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

93AA56CX-E/SNG View Datasheet(PDF) - Microchip Technology

Part Name
Description
View to exact match
93AA56CX-E/SNG
Microchip
Microchip Technology Microchip
93AA56CX-E/SNG Datasheet PDF : 0 Pages
93AA56A/B/C, 93LC56A/B/C, 93C56A/B/C
2.4 ERASE
The ERASE instruction forces all data bits of the speci-
fied address to the logical ‘1’ state. CS is brought low
following the loading of the last address bit. This falling
edge of the CS pin initiates the self-timed program-
ming cycle, except on ‘93C’ devices where the rising
edge of CLK before the last address bit initiates the
write cycle.
The DO pin indicates the READY/BUSY status of the
device if CS is brought high after a minimum of 250 ns
low (TCSL). DO at logical ‘0’ indicates that programming
is still in progress. DO at logical ‘1’ indicates that the
register at the specified address has been erased and
the device is ready for another instruction.
Note:
Issuing a START bit and then taking CS low
will clear the READY/BUSY status from
DO.
FIGURE 2-1:
CS
CLK
ERASE TIMING FOR 93AA AND 93LC DEVICES
TCSL
CHECK STATUS
DI
1
1
1
AN AN-1 AN-2 •••
A0
HIGH-Z
DO
FIGURE 2-2:
CS
ERASE TIMING FOR 93C DEVICES
TCSL
TSV
BUSY
TWC
TCZ
READY
HIGH-Z
CHECK STATUS
CLK
DI
1
1
1
AN AN-1 AN-2 •••
A0
HIGH-Z
DO
TSV
BUSY
TWC
TCZ
READY
HIGH-Z
DS21794B-page 6
2003 Microchip Technology Inc.
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]