datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

93AA56CT-EST View Datasheet(PDF) - Microchip Technology

Part Name
Description
View to exact match
93AA56CT-EST
Microchip
Microchip Technology Microchip
93AA56CT-EST Datasheet PDF : 0 Pages
First Prev
93AA56A/B/C, 93LC56A/B/C, 93C56A/B/C
3.0 PIN DESCRIPTIONS
TABLE 3-1: PIN DESCRIPTIONS
Name
SOIC/PDIP/
MSOP/TSSOP
SOT-23
CS
1
5
CLK
2
4
DI
3
3
DO
4
1
VSS
5
2
ORG/NC
6
N/A
NC
7
N/A
VCC
8
6
Rotated SOIC
Function
3
Chip Select
4
Serial Clock
5
Data In
6
Data Out
7
Ground
8
Organization / 93XX56C
No Internal Connection / 93XX56A/B
1
No Internal Connection
2
Power Supply
3.1 Chip Select (CS)
A high level selects the device; a low level deselects
the device and forces it into Standby mode. However, a
programming cycle which is already in progress will be
completed, regardless of the Chip Select (CS) input
signal. If CS is brought low during a program cycle, the
device will go into Standby mode as soon as the
programming cycle is completed.
CS must be low for 250 ns minimum (TCSL) between
consecutive instructions. If CS is low, the internal
control logic is held in a Reset status.
3.2 Serial Clock (CLK)
The Serial Clock is used to synchronize the communi-
cation between a master device and the 93XX series
device. Opcodes, address and data bits are clocked in
on the positive edge of CLK. Data bits are also clocked
out on the positive edge of CLK.
CLK can be stopped anywhere in the transmission
sequence (at high or low level) and can be continued
anytime with respect to clock high time (TCKH) and
clock low time (TCKL). This gives the controlling master
freedom in preparing opcode, address and data.
CLK is a “Don't Care” if CS is low (device deselected).
If CS is high, but the START condition has not been
detected (DI = 0), any number of clock cycles can be
received by the device without changing its status (i.e.,
waiting for a START condition).
CLK cycles are not required during the self-timed
WRITE (i.e., auto ERASE/WRITE) cycle.
After detection of a START condition the specified
number of clock cycles (respectively low to high transi-
tions of CLK) must be provided. These clock cycles are
required to clock in all required opcode, address and
data bits before an instruction is executed. CLK and DI
then become don't care inputs waiting for a new START
condition to be detected.
3.3 Data In (DI)
Data In (DI) is used to clock in a START bit, opcode,
address and data synchronously with the CLK input.
3.4 Data Out (DO)
Data Out (DO) is used in the Read mode to output data
synchronously with the CLK input (TPD after the posi-
tive edge of CLK).
This pin also provides READY/BUSY status informa-
tion during ERASE and WRITE cycles. READY/BUSY
status information is available on the DO pin if CS is
brought high after being low for minimum Chip Select
low time (TCSL) and an ERASE or WRITE operation
has been initiated.
The Status signal is not available on DO, if CS is held
low during the entire ERASE or WRITE cycle. In this
case, DO is in the HIGH-Z mode. If status is checked
after the ERASE/WRITE cycle, the data line will be high
to indicate the device is ready.
Note:
Issuing a START bit and then taking CS low
will clear the READY/BUSY status from
DO.
3.5 Organization (ORG)
When the ORG pin is connected to VCC or Logic HI, the
(x16) memory organization is selected. When the ORG
pin is tied to VSS or Logic LO, the (x8) memory
organization is selected. For proper operation, ORG
must be tied to a valid logic level.
93XX56A devices are always x8 organization and
93XX56B devices are always x16 organization.
2003 Microchip Technology Inc.
DS21794B-page 11
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]