datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

U10905E View Datasheet(PDF) - NEC => Renesas Technology

Part Name
Description
View to exact match
U10905E
NEC
NEC => Renesas Technology NEC
U10905E Datasheet PDF : 100 Pages
First Prev 31 32 33 34 35 36 37 38 39 40 Next Last
µPD784214A, 784215A, 784216A, 784217A, 784218A, 784214AY, 784215AY, 784216AY, 784217AY, 784218AY
Port Name
Pin Name
Table 7-1. Port Functions
Function
Port 0
Port 1
Port 2
Port 3
Port 4
Port 5
Port 6
Port 7
Port 8
Port 9
Port 10
Port 12
Port 13
P00 to P06
P10 to P17
P20 to P27
P30 to P37
P40 to P47
P50 to P57
P60 to P67
P70 to P72
P80 to P87
P90 to P95
P100 to P103
P120 to P127
P130, P131
Input/output can be specified in 1-bit units
Input port
Input/output can be specified in 1-bit units
Input/output can be specified in 1-bit units
Input/output can be specified in 1-bit units
LEDs can be driven directly
Input/output can be specified in 1-bit units
LEDs can be driven directly
Input/output can be specified in 1-bit units
Input/output can be specified in 1-bit units
Input/output can be specified in 1-bit units
N-ch open-drain I/O port
Input/output can be specified in 1-bit units
LEDs can be driven directly
Input/output can be specified in 1-bit units
Input/output can be specified in 1-bit units
Input/output can be specified in 1-bit units
Specification of Pull-up Resistor
Connection by Software
Can be specified in 1-bit units
Can be specified in 1-bit units
Can be specified in 1-bit units
Can be specified in 1-port units
Can be specified in 1-port units
Can be specified in 1-port units
Can be specified in 1-bit units
Can be specified in 1-bit units
Can be specified in 1-bit units
Can be specified in 1-bit units
7.2 Clock Generator
An on-chip clock generator necessary for operation is provided. This clock generator has a frequency divider. If
high-speed operation is not necessary, the internal operating frequency can be lowered by the frequency divider to
reduce the current consumption.
Figure 7-2. Block Diagram of Clock Generator
XT1
Subsystem
clock
fXT
XT2
oscillator
X1
Main system
clock
IDLE fX
X2
oscillator controller
Frequency
divider fX
2
STOP or bit 2 (MCK)
of the standby control
register (STBC) is set
to 1 when the subclock
is selected as the CPU
clock
Prescaler
fXX
fXX fXX fXX
2 22 23
Prescaler
Watch timer,
clock output function
Clock to
peripheral hardware
STOP, IDLE
controller
HALT
controller
CPU
clock
(fCPU)
Internal system
clock
(fCLK)
Data Sheet U14121EJ2V0DS00
37
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]