74VHC164MTCX_NL View Datasheet(PDF) - Fairchild Semiconductor
Part Name
Description
View to exact match
74VHC164MTCX_NL Datasheet PDF : 8 Pages
| |||
Functional Description
The VHC164 is an edge-triggered 8-bit shift register with
serial data entry and an output from each of the eight
stages. Data is entered serially through one of two inputs
(A or B); either of these inputs can be used as an active
High Enable for data entry through the other input. An
unused input must be tied HIGH.
Each LOW-to-HIGH transition on the Clock (CP) input
shifts data one place to the right and enters into Q0 the log-
ical AND of the two data inputs (A • B) that existed before
the rising clock edge. A LOW level on the Master Reset
(MR) input overrides all other inputs and clears the register
asynchronously, forcing all Q outputs LOW.
Logic Diagram
Function Table
Operating
Inputs
Outputs
Mode
MR A B Q0 Q1–Q7
Reset (Clear)
L XX L
L–L
Shift
H
LL
L
Q0–Q6
H
LH
L
Q0–Q6
H
HL
L
Q0–Q6
H
HH
H
Q0–Q6
H HIGH Voltage Levels
L LOW Voltage Levels
X Immaterial
Q Lower case letters indicate the state of the referenced input or output
one setup time prior to the LOW-to-HIGH clock transition.
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
www.fairchildsemi.com
2
|
|
Share Link: 