datasheetbank_Logo   Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
Part Name :   

74VCXH16240 View Datasheet(PDF) - ON Semiconductor

Part NameDescriptionManufacturer
74VCXH16240 Low−Voltage 1.8/2.5/3.3V 16−Bit Buffer ON-Semiconductor
ON Semiconductor ON-Semiconductor
74VCXH16240 Datasheet PDF : 11 Pages
1 2 3 4 5 6 7 8 9 10
74VCXH16240
Low−Voltage 1.8/2.5/3.3V
16−Bit Buffer
With 3.6 V Tolerant Inputs and Outputs
(3State, Inverting)
The 74VCXH16240 is an advanced performance, inverting 16bit
buffer. It is designed for very highspeed, very lowpower operation
in 1.8 V, 2.5 V or 3.3 V systems.
When operating at 2.5 V (or 1.8 V) the part is designed to tolerate
voltages it may encounter on either inputs or outputs when interfacing
to 3.3 V busses. It is guaranteed to be overvoltage tolerant to 3.6 V.
The 74VCXH16240 is nibble controlled with each nibble
functioning identically, but independently. The control pins may be
tied together to obtain full 16bit operation. The 3state outputs are
controlled by an Output Enable (OEn) input for each nibble. When
OEn is LOW, the outputs are on. When OEn is HIGH, the outputs are
in the high impedance state. The data inputs include active bushold
circuitry, eliminating the need for external pullup resistors to hold
unused or floating inputs at a valid logic state.
Features
Designed for Low Voltage Operation: VCC = 1.65 V 3.6 V
3.6 V Tolerant Inputs and Outputs
High Speed Operation: 2.5 ns max for 3.0 V to 3.6 V
3.0 ns max for 2.3 V to 2.7 V
6.0 ns max for 1.65 V to 1.95 V
Static Drive: ±24 mA Drive at 3.0 V
±18 mA Drive at 2.3 V
±6 mA Drive at 1.65 V
Supports Live Insertion and Withdrawal
Includes Active Bushold to Hold Unused or Floating Inputs at a
Valid Logic State
IOFF Specification Guarantees High Impedance When VCC = 0 V*
Near Zero Static Supply Current in All Three Logic States (20 mA)
Substantially Reduces System Power Requirements
Latchup Performance Exceeds ±250 mA @ 125°C
ESD Performance: Human Body Model >2000 V
Machine Model >200 V
All Devices in Package TSSOP are Inherently PbFree**
*To ensure the outputs activate in the 3state condition, the output enable pins
should be connected to VCC through a pullup resistor. The value of the resistor
is determined by the current sinking capability of the output connected to the
OE pin.
http://onsemi.com
MARKING DIAGRAM
48
48
1
TSSOP48
DT SUFFIX
CASE 1201
VCXH16240
AWLYYWW
1
A
= Assembly Location
WL = Wafer Lot
YY
= Year
WW = Work Week
ORDERING INFORMATION
Device
Package
Shipping
74VCXH16240DT
TSSOP
(PbFree)
39 / Rail
74VCXH16240DTR TSSOP
(PbFree)
2500 / Reel
†For information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specification
Brochure, BRD8011/D.
**For additional information on our PbFree strategy and soldering details,
please download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
© Semiconductor Components Industries, LLC, 2006
1
June, 2006 Rev. 5
Publication Order Number:
74VCXH16240/D
Direct download click here
 

Share Link : ON-Semiconductor
All Rights Reserved © datasheetbank.com 2014 - 2019 [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]