datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

74VHC125SJ View Datasheet(PDF) - Fairchild Semiconductor

Part Name
Description
View to exact match
74VHC125SJ
Fairchild
Fairchild Semiconductor Fairchild
74VHC125SJ Datasheet PDF : 9 Pages
1 2 3 4 5 6 7 8 9
74VHC125
Quad Buffer with 3-STATE Outputs
December 2007
Features
High Speed: tPD = 3.8ns (Typ.) at VCC = 5V
Lower power dissipation: ICC = 4 µA (Max.) at
TA = 25°C
High noise immunity: VNIH = VNIL = 28% VCC (Min.)
Power down protection is provided on all inputs
Low noise: VOLP = 0.8V (Max.)
Pin and function compatible with 74HC125
General Description
The VHC125 contains four independent non-inverting
buffers with 3-STATE outputs. It is an advanced high-
speed CMOS device fabricated with silicon gate CMOS
technology and achieves the high-speed operation simi-
lar to equivalent Bipolar Schottky TTL while maintaining
the CMOS low power dissipation.
An input protection circuit insures that 0V to 7V can be
applied to the input pins without regard to the supply
voltage. This device can be used to interface 5V to 3V
systems and two supply systems such as battery
backup. This circuit prevents device destruction due to
mismatched supply and input voltages.
Ordering Information
Order Number
74VHC125M
74VHC125SJ
74VHC125MTC
Package
Number
M14A
M14D
MTC14
Package Description
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150"
Narrow
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153,
4.4mm Wide
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering number.
All packages are lead free per JEDEC: J-STD-020B standard.
©1993 Fairchild Semiconductor Corporation
74VHC125 Rev. 1.4.0
www.fairchildsemi.com
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]