74V1G79STR(2004) View Datasheet(PDF) - STMicroelectronics
Part Name
Description
View to exact match
74V1G79STR Datasheet PDF : 10 Pages
| |||
74V1G79
SINGLE POSITIVE EDGE TRIGGERED
D-TYPE FLIP-FLOP
s HIGH SPEED:
fMAX = 180MHz (TYP.) at VCC = 5V
s LOW POWER DISSIPATION:
ICC = 1µA(MAX.) at TA=25°C
s HIGH NOISE IMMUNITY:
VNIH = VNIL = 28% VCC (MIN.)
s POWER DOWN PROTECTION ON INPUTS
s SYMMETRICAL OUTPUT IMPEDANCE:
|IOH| = IOL = 8mA (MIN) at VCC = 4.5V
s BALANCED PROPAGATION DELAYS:
tPLH ≅ tPHL
s OPERATING VOLTAGE RANGE:
VCC(OPR) = 2V to 5.5V
s IMPROVED LATCH-UP IMMUNITY
DESCRIPTION
The 74V1G79 is an advanced high-speed CMOS
SINGLE POSITIVE EDGE TRIGGERED D-TYPE
FLIP-FLOP fabricated with sub-micron silicon
gate and double-layer metal wiring C2MOS
technology. it is designed to operate from 2V to
5.5V, making this device ideal for portable
applications.
This D-Type flip-flop is controlled by a clock input
(CK). On the positive transition of the clock, the Q
output will be set to the logic state that was setup
at the D input.
SOT23-5L
SOT323-5L
ORDER CODES
PACKAGE
SOT23-5L
SOT323-5L
T&R
74V1G79STR
74V1G79CTR
Following the hold time interval, data at the D input
can be changed without affecting the level at the
output. Power down protection is provided on
inputs and 0 to 7V can be accepted on inputs with
no regard to the supply voltage. This device can
be used to interface 5V to 3V systems.
It’s available in the commercial and extended
temperature range. All inputs and output are
equipped with protection circuits against static
discharge, giving them ESD immunity and
transient excess voltage.
PIN CONNECTION AND IEC LOGIC SYMBOLS
April 2004
1/10
|
|
Share Link: 