datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

74LVX244ASJ View Datasheet(PDF) - Fairchild Semiconductor

Part Name
Description
View to exact match
74LVX244ASJ Datasheet PDF : 6 Pages
1 2 3 4 5 6
February 1993
Revised April 2005
74LVX244
Low Voltage Octal Buffer/Line Driver with
3-STATE Outputs
General Description
The LVX244 is an octal non-inverting buffer and line driver
designed to be employed as a memory address driver,
clock driver and bus oriented transmitter or receiver which
provides improved PC board density. The inputs tolerate up
to 7V allowing interface of 5V systems to 3V systems.
Features
s Input voltage translation from 5V to 3V
s Ideal for low power/low noise 3.3V applications
s Guaranteed simultaneous switching noise level and
dynamic threshold performance
Ordering Code:
Order Number Package Number
Package Description
74LVX244M
M20B
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74LVX244SJ
M20D
Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LVX244MTC
MTC20
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Pb-Free package per JEDEC J-STD-020B.
Logic Symbol
Pin Descriptions
IEEE/IEC
Pin Names
Description
OE1, OE2
I0–I7
O0–O7
3-STATE Output Enable Inputs
Inputs
Outputs
Truth Tables
Connection Diagram
Inputs
OE1
In
L
L
L
H
H
X
Outputs
(Pins 12, 14, 16, 18)
L
H
Z
Inputs
OE2
In
L
L
L
H
H
X
H HIGH Voltage Level
X Immaterial
Outputs
(Pins 3, 5, 7, 9)
L
H
Z
L LOW Voltage Level
Z High Impedance
© 2005 Fairchild Semiconductor Corporation DS011552
www.fairchildsemi.com
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]