74LVT16374GX View Datasheet(PDF) - Fairchild Semiconductor

Part Name

Description

View to exact match

74LVT16374GX

Low Voltage 16-Bit D-Type Flip-Flop with 3-STATE Outputs

Fairchild Semiconductor 

DC Electrical Characteristics (Continued)

Symbol

Parameter

ICCH

ICCL

ICCZ

ICCZ

Power Supply Current

Power Supply Current

Power Supply Current

Power Supply Current

VCC

T A 40qC to 85qC

Units

(V)

Min

Max

3.6

0.19

mA

3.6

5

mA

3.6

0.19

mA

3.6

0.19

mA

'ICC

Increase in Power Supply Current

3.6

(Note 8)

0.2

mA

Note 5: Applies to bushold versions only (74LVTH16374).

Note 6: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 7: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 8: This is the increase in supply current for each input that is at the specified voltage level rather than VCC or GND.

Conditions

Outputs HIGH

Outputs LOW

Outputs Disabled

VCC d VO d 5.5V,

Outputs Disabled

One Input at VCC  0.6V

Other Inputs at VCC or GND

Dynamic Switching Characteristics (Note 9)

Symbol

Parameter

VCC

TA 25qC

(V)

Min

Typ

Max

VOLP

VOLV

Quiet Output Maximum Dynamic VOL

3.3

Quiet Output Minimum Dynamic VOL

3.3

0.8

0.8

Note 9: Characterized in SSOP package. Guaranteed parameter, but not tested.

Note 10: Max number of outputs defined as (n). n1 data inputs are driven 0V to 3V. Output under test held LOW.

Units

V

V

Conditions

CL 50 pF, RL 500:

(Note 10)

(Note 10)

AC Electrical Characteristics

Symbol

Parameter

TA 40qC to 85qC, CL 50 pF, RL 500:

VCC 3.3V r 0.3V

VCC 2.7V

Units

Min

Max

Min

Max

fMAX

Maximum Clock Frequency

160

160

MHz

tPHL

Propagation Delay

tPLH

CP to On

1.9

4.3

1.9

4.6

ns

1.6

4.5

1.6

5.2

tPZL

tPZH

Output Enable Time

1.3

4.4

1.3

5.0

ns

1.0

4.5

1.0

5.4

tPLZ

tPHZ

Output Disable Time

1.5

4.6

1.5

4.8

ns

2.0

5.0

2.0

5.4

tS

Setup Time

1.8

2.0

ns

tH

Hold Time

0.8

0.1

ns

tW

Pulse Width

3.0

3.0

ns

tOSHL

tOSLH

Output to Output Skew (Note 11)

1.0

1.0

ns

1.0

1.0

Note 11: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The

specification applies to any outputs switching in the same direction, either HIGH-to-LOW (tOSHL) or LOW-to-HIGH (tOSLH).

Capacitance (Note 12)

Symbol

Parameter

Conditions

CIN

Input Capacitance

COUT

Output Capacitance

Note 12: Capacitance is measured at frequency f

VCC Open, VI 0V or VCC

VCC 3.0V, VO 0V or VCC

1 MHz, per MIL-STD-883, Method 3012.

Typical

4

8

Units

pF

pF

5

www.fairchildsemi.com

Share Link: