datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

74LCX541 View Datasheet(PDF) - STMicroelectronics

Part Name
Description
View to exact match
74LCX541 Datasheet PDF : 17 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
74LCX541
Low voltage CMOS octal bus buffer (3-state)
with 5V tolerant inputs and outputs
Features
5V tolerant inputs and outputs
High speed:
– tPD = 8.0ns (Max) at VCC = 3V
Power down protection on inputs and outputs
Symmetrical output impedance:
– |IOH| = IOL = 24mA (Min) at VCC = 3V
PCI bus levels guaranteed at 24mA
Balanced propagation delays:
– tPLH tPHL
Operating voltage range:
– VCC (Opr) = 2.0V to 3.6V
Pin and function compatible with
74 series 541
Latch-up performance exceeds
500mA (JESD 17)
ESD performance:
– HBM > 2000V
(MIL STD 883 method 3015); MM > 200V
SO-20
TSSOP20
Description
The 74LCX541 is a low voltage CMOS octal bus
buffer (non-inverted) fabricated with sub-micron
silicon gate and double-layer metal wiring C2MOS
technology. It is ideal for low power and high
speed 3.3V applications; it can be interfaced to
5V signal environment for both inputs and
outputs.
The 3 STATE control gate operates as two input
AND such that if either G1 and G2 are high, all
eight outputs are in the high impedance state. In
order to enhance PC board layout the 74LCX541
offers a pinout having inputs and outputs on
opposite sides of the package.
It has same speed performance at 3.3V than 5V
AC/ACT family, combined with a lower power
consumption.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
Order codes
Part number
74LCX541MTR
74LCX541TTR
January 2007
Package
SO-20
TSSOP20
Rev 5
Packaging
Tape and reel
Tape and reel
1/17
www.st.com
17
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]