datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

74FR74 View Datasheet(PDF) - Fairchild Semiconductor

Part Name
Description
View to exact match
74FR74
Fairchild
Fairchild Semiconductor Fairchild
74FR74 Datasheet PDF : 8 Pages
1 2 3 4 5 6 7 8
AC Electrical Characteristics 74FR1074
Symbol
Parameter
TA = +25°C
VCC = +5.0V
CL = 50 pF
Min
Typ
Max
TA = 0°C to +70°C
VCC = +5.0V
CL = 50 pF
Min
Max
Units
fMAX
tPLH
tPHL
tPLH
tPHL
tOSHL
(Note 5)
Maximum Clock Frequency
Propagation Delay
CPn to Qn or Qn
Propagation Delay
CDn or SDn to Qn or Qn
Pin to Pin Skew
for HL Transitions
120
160
120
MHz
2.5
4.0
5.5
2.5
5.5
ns
3.0
5.0
6.5
3.0
6.5
1.5
3.5
5.5
1.5
5.5
ns
2.0
5.5
7.0
2.0
7.0
1.5
ns
tOSLH
(Note 5)
Pin to Pin Skew
for LH Transitions
1.5
ns
tOST
(Note 5)
Pin to Pin Skew
for HL/LH Transitions
3.5
ns
tQ/Q
(Note 5)
True/Complement
Output Skew
2.0
ns
tPS
(Note 5)
Pin (Signal)
Transition Variation
2.0
ns
Note 5: Pin-to-Pin Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same packaged
device. The specifications apply to any outputs switching in the same direction either HIGH-to-LOW (tOSHL) or LOW-to-HIGH (tOSLH) or in opposite directions
both HL and LH (tOST). tOST is guaranteed by design.
AC Operating Requirements 74FR1074
Symbol
Parameter
tS(H)
tS(L)
tH(H)
tH(L)
tW(H)
tW(L)
(Note 6)
Setup Time, HIGH or LOW
Dn to CPn
Hold Time, HIGH or LOW
Dn to CPn
CPn Pulse Width
HIGH or LOW
tW(L)
SDn or CDn Pulse Width
tREC
Recovery Time
SDn or CDn to CPn
Note 6: This specification is guaranteed by design.
TA = +25°C
VCC = +5.0V
CL = 50 pF
Min
Max
2.0
2.0
0
0
3.3
3.3
4.0
2.0
TA = 0°C = +70°C
VCC = +5.0V
CL = 50 pF
Min
Max
2.0
2.0
0
0
3.3
3.3
4.0
2.0
Units
ns
ns
ns
ns
ns
www.fairchildsemi.com
6
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]