datasheetbank_Logo     전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

74ALVCH162374T 데이터 시트보기 (PDF) - Fairchild Semiconductor

부품명상세내역제조사
74ALVCH162374T Low Voltage 16-Bit D-Type Flip-Flop with Bushold and 26? Series Resistors in Outputs Fairchild
Fairchild Semiconductor Fairchild
74ALVCH162374T Datasheet PDF : 6 Pages
1 2 3 4 5 6
Connection Diagram
Truth Tables
Inputs
Outputs
CP1
OE1
L
I0–I7
H
O0–O7
H

L
L
L
L
L
X
O0
X
H
X
Z
Inputs
Outputs
CP2
OE2
L
I8–I15
H
O8–O15
H

L
L
L
L
L
X
O0
X
H
X
Z
H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial (HIGH or LOW, control inputs may not float)
Z = High Impedance
O0 = Previous O0 before HIGH-to-LOW of CP
Functional Description
The 74ALVCH162374 consists of sixteen edge-triggered
flip-flops with individual D-type inputs and 3-STATE true
outputs. The device is byte controlled with each byte func-
tioning identically, but independent of the other. The control
pins can be shorted together to obtain full 16-bit operation.
Each clock has a buffered clock and buffered Output
Enable common to all flip-flops within that byte. The
description which follows applies to each byte. Each
Logic Diagram
flip-flop will store the state of their individual I inputs that
meet the setup and hold time requirements on the
LOW-to-HIGH Clock (CPn) transition. With the Output
Enable (OEn) LOW, the contents of the flip-flops are avail-
able at the outputs. When OEn is HIGH, the outputs go to
the high impedance state. Operations of the OEn input
does not affect the state of the flip-flops.
Byte 1 (0:7)
Byte 2 (8:15)
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
www.fairchildsemi.com
2
Direct download click here

 

Share Link : 

All Rights Reserved © datasheetbank.com 2014 - 2019 [ 개인정보 보호정책 ] [ 요청 데이타시트 ][ 제휴문의 ]