datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

FW21555AB View Datasheet(PDF) - Intel

Part Name
Description
View to exact match
FW21555AB Datasheet PDF : 60 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
21555 Non-Transparent PCI-to-PCI
Bridge
Product Features
Datasheet
s Full compliance with the PCI local Bus
Specification, Revision 2.2, plus:
— PCI Power Management support
— Vital Product Data (VPD) support
— CompactPCI Distributed Hot-Swap
support
s 3.3-V operation with 5.0-V tolerant I/O
s Selectable asynchronous or synchronous
primary and secondary interface clocks
s Concurrent primary and secondary bus
operation
s Fully compliant with the Advanced
Configuration Power Interface (ACPI)
specification
s Fully compliant with the PCI Bus Power
Management specification
s Queuing of multiple transactions in either
direction
s 256 bytes of posted write (data and
address) buffering in each direction
s 256 bytes of read data buffering in each
direction
s Four delayed transaction entries in each
direction
s Two dedicated I2O delayed transaction
entries
s Two sets of standard PCI Configuration
registers corresponding to the primary and
secondary interface; each set is accessible
from either the primary or secondary
interface
s Direct offset address translation for
downstream memory and I/O transactions
s Hardware enable for secondary bus central
functions
s IEEE Standard 1149.1 boundary-scan
JTAG interface
s Four primary interface base address
configuration registers for downstream
forwarding, with size and prefetchability
programmable for all four address ranges
s Three secondary interface address
configuration registers specifying local
address ranges for upstream forwarding,
with size and prefetchability programmable
for all three address ranges
s Inverse decoding above the 4 GB address
boundary for upstream DACs
s Ability to generate Type 0 and Type 1
configuration commands on the primary or
secondary interface via configuration or I/O
CSR accesses
s Ability to generate I/O commands on the
primary or secondary interface via I/O CSR
accesses
s I2O message unit
s Doorbell registers for software generation
of primary and secondary bus interrupts, 16
bits per interface
s Eight Dwords of scratchpad registers
s Generic own bit (can memory-map)
semaphore
s Parallel flash ROM interface with primary
bus expansion ROM base address register
s Serial ROM interface
s Secondary bus arbiter support for up to
nine external devices at 33 MHz and up to
four external devices at 66 MHz (in
addition to the 21555)
s Secondary bus clock output for
synchronous operation
s Four 32-bit base address configuration
registers mapping the 21555 control and
status registers (CSRs)
s Available in 33 MHz and 66 MHz versions
Notice: This document contains preliminary information on new products in production. The
specifications are subject to change without notice. Verify with your local Intel sales office that
you have the latest datasheet before finalizing a design.
Order Number: 278320-002
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]