datasheetbank_Logo     Технический паспорт Поисковая и бесплатно техническое описание Скачать

BQ24153 Просмотр технического описания (PDF) - Texas Instruments

Номер в каталогеКомпоненты Описаниепроизводитель
BQ24153 Fully Integrated Switch-Mode One-Cell Li-Ion Charger With Full USB Compliance and USB-OTG Support TI
Texas Instruments TI
BQ24153 Datasheet PDF : 41 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
bq24153
bq24156, bq24158
SLUSA27 – MARCH 2010
www.ti.com
Safety Timer in Boost Mode
At the beginning of boost operation, the IC starts a 32-second timer that is reset by the host using the I2C
interface. Writing “1” to reset bit of TMR_RST in control register will reset the 32-second timer and TMR_RST is
automatically set to “0” after the 32-second timer is reset. Once the 32-second timer expires, the IC turns off
boost converter, enunciates the fault pulse from the STAT pin and sets fault status bits in the status register.The
fault condition is cleared by POR or host control.
Protection in Boost Mode
Output Overvoltage Protection
The IC provides a built-in over-voltage protection to protect the device and other components against damage if
the VBUS voltage goes too high. When an over-voltage condition is detected, the IC turns off the PWM
converter, resets OPA_MODE bit to 0, sets fault status bits, and sends out a fault pulse from the STAT pin. Once
VBUS drops to the normal level, the boost starts after host sets OPA_MODE to “1” or OTG pin stays in active
status.
Output Overload Protection
The IC provides a built-in over-load protection to prevent the device and battery from damage when VBUS is
over loaded. Once over load condition is detected, Q1 will operate in linear mode to limit the output current while
VPMID keeps in voltage regulation. If the over load condition lasts for more than 30ms, the over-load fault is
detected. When an over-load condition is detected, the IC turns off the PWM converter, resets OPA_MODE bit to
0, sets fault status bits and sends out fault pulse in STAT pin. The boost will not start until the host clears the
fault register.
Battery Overvoltage Protection
During boosting, when battery voltage is above the battery over voltage threshold, VBATMAX, or below the
minimum battery voltage threshold, VBATMIN, the IC will turns off the PWM converter, resets OPA_MODE bit to 0,
sets fault status bits and sends out fault pulse in STAT pin. Once the battery voltage goes above VBATMIN, the
boost will start after the host sets OPA_MODE to “1” or OTG pin stays in active status.
STAT Pin Boost Mode
During normal boosting process, the STAT pin behaves as a high impedance (open-drain) output. Under fault
conditions, a 128-ms pulse is sent out to notify the host.
High Impedance Mode
When control bit of HZ-MODE is set to “1” and OTG pin is not in active status, the IC operates in high impedance
mode, with the input impedance of the VBUS pin to be higher than 217kΩ. In high impedance mode, a low power
32-second timer will be enabled when the battery voltage is below VLOWV to monitor if the host control is available
or not. If the low power 32 second timer expires, the IC operates in 15 minute mode and the low power 32
second timer is disabled. In 15 minute mode, when VBUS is below VUVLO, the IC operates in high impedance
mode regardless of the setting of the HZ_MODE bit.
SERIAL INTERFACE DESCRIPTION
I2C is a 2-wire serial interface developed by Philips Semiconductor (see I2C-Bus Specification, Version 2.1,
January 2000). The bus consists of a data line (SDA) and a clock line (SCL) with pull-up structures. When the
bus is idle, both SDA and SCL lines are pulled high. All the I2C compatible devices connect to the I2C bus
through open drain I/O pins, SDA and SCL. A master device, usually a microcontroller or a digital signal
processor, controls the bus. The master is responsible for generating the SCL signal and device addresses. The
master also generates specific conditions that indicate the START and STOP of data transfer. A slave device
receives and/or transmits data on the bus under control of the master device.
The IC works as a slave and is compatible with the following data transfer modes, as defined in the I2C-Bus
Specification: standard mode (100 kbps), fast mode (400 kbps), and high-speed mode (up to 3.4 Mbps in write
24
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s): bq24153 bq24156 bq24158
Direct download click here

 

Share Link : 

All Rights Reserved © datasheetbank.com 2014 - 2020 [ политика конфиденциальности ] [ Запрос Даташит ]