datasheetbank_Logo     Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

DRV8308 View Datasheet(PDF) - Texas Instruments

Part NameDescriptionManufacturer
DRV8308 Brushless DC Motor Controller TI
Texas Instruments TI
DRV8308 Datasheet PDF : 59 Pages
First Prev 31 32 33 34 35 36 37 38 39 40 Next Last
DRV8308
SLVSCF7B – FEBRUARY 2014 – REVISED NOVEMBER 2017
Device Functional Modes (continued)
ReInstpeognrasteor
Section 1
Zero
Section 1
Pole
LOOPGN
Section 2
Pole / Zero
www.ti.com
FILK2
FILK1
COMPK1,2
0 Hz
Frequency
Figure 18. Open-Loop Response
The integrator operates on the periods of CLKIN and the Feedback as shown in Figure 19:
SPDGAIN
TCLKIN
TFB
1 TCLKIN
TFB
1.6 ˜ SPDGAIN
2 INTCLK
³
INTCLK
Figure 19. Integrator and Filters
7.4.1.2 Clock PWM and Internal Register PWM Modes
In PWM input modes, the PWM input signal is timed using a 50 MHz clock to generate a 12-bit number that
corresponds to the duty cycle of the incoming PWM signal. The input PWM frequency should be between 16 and
50 kHz, higher PWM frequencies work, but resolution is degraded. Note that the gate driver’s output PWM
frequency is independent of the speed control PWM input frequency; the output PWM frequency is selected by
the PWMF register bits.
The measured input duty cycle is scaled by the contents of the MOD120 register. With a full-scale MOD120
register (4095 decimal), the output duty cycle is 2× the input duty cycle. To make the output duty cycle equal to
the input, a value of 2048 decimal should be written to MOD120.
An additional multiplication factor of 2 is introduced when the BYPCOMP bit is set; if BYPCOMP is set, the
output duty cycle is 4× the input duty cycle (when MOD120 is 4095).
32
Submit Documentation Feedback
Copyright © 2014–2017, Texas Instruments Incorporated
Product Folder Links: DRV8308
Direct download click here

 

Share Link : 

All Rights Reserved © datasheetbank.com 2014 - 2020 [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]