datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

CAT25C021P-30TE13 View Datasheet(PDF) - Catalyst Semiconductor => Onsemi

Part Name
Description
View to exact match
CAT25C021P-30TE13 Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
CAT25CXXX
Advanced
Byte Write
Once the device is in a Write Enable state, the user may
proceed with a write sequence by setting the CS low,
issuing a write instruction via the SI line, followed by the
16-bit address for 25C08X/16X/32X (only 10-bit ad-
dresses are used for 25C08X, 11-bit addresses are
used for 25C16X, and 12-bit addresses are used for
25C32X. The rest of the bits are don't care bits) and 8-
bit address for 25C02X/04X (for the 25C04X, bit 3 of the
read data instruction contains address A8). Program-
ming will start after the CS is brought high. The low to
high transition of the CS pin must occur during the SCK
low time, immediately after clocking the least significant
bit of the data. Figure 6 illustrates byte write sequence.
During an internal write cycle, all commands will be
ignored except the RDSR (Read Status Register) in-
struction.
The Status Register can be read to determine if the write
cycle is still in progress. If Bit 0 of the Status Register is
set at 1, write cycle is in progress. If Bit 0 is set at 0, the
device is ready for the next instruction.
Page Write
The CAT25CXXX features page write capability. After
the initial byte, the host may continue to write up to 16
bytes of data to the CAT25C02X/04X and 32 bytes of
data for 25C08X/16X/32X. After each byte of data
received, lower order address bits are internally
incremented by one; the high order bits of address will
remain constant.The only restriction is that the X (X=16
for 25C02X/04X and X=32 for 25C08X/16X/32X) bytes
must reside on the same page. If the address counter
reaches the end of the page and clock continues, the
counter will “roll over” to the first address of the page
and overwrite any data that may have been written. The
CAT25CXXX is automatically returned to the write dis-
able state at the completion of the write cycle. Figure 8
illustrates the page write sequence.
To write to the status register, the WRSR instruction
should be sent. Only Bit 2, Bit 3 and Bit 7 of the status
register can be written using the WRSR instruction.
Figure 7 illustrates the sequence of writing to status
register.
Figure 3. WRDI Instruction Timing
SK
CS
SI
0 0 0 0 0 1 00
HIGH-Z
SO
25C128 F05
Figure 4. Read Instruction Timing
RESET
SK
0 1 2 3 4 5 6 7 8 9 10 20 21 22 23 24 25 26 27 28 29 30
CS
SI
0000001 1
BYTE ADDRESS*
SO
*Please check the instruction set table for address
Stock No. 21085-01 4/98
9-102
76543210
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]